2017年第78回応用物理学会秋季学術講演会

講演情報

一般セッション(口頭講演)

CS コードシェアセッション » 【CS.10】10.1 新物質・新機能創成(作製・評価技術),10.2 スピン基盤技術・萌芽的デバイス技術, 10.3 スピンデバイス・磁気メモリ・ストレージ技術のコードシェアセッション

[5p-C18-8~21] 【CS.10】10.1 新物質・新機能創成(作製・評価技術),10.2 スピン基盤技術・萌芽的デバイス技術, 10.3 スピンデバイス・磁気メモリ・ストレージ技術のコードシェアセッション

2017年9月5日(火) 14:45 〜 19:00 C18 (C18)

野崎 友大(東北大)

15:15 〜 15:30

[5p-C18-9] Write error rate reduction in voltage-driven magnetization switching by a precise shape control of voltage pulse

Tatsuya Yamamoto1、Yoichi Shiota1、Takayuki Nozaki1、Takuro Ikeura1,2、Shingo Tamaru1、Kay Yakushiji1、Hitoshi Kubota1、Akio Fukushima1、Yoshishige Suzuki1,3、Shinji Yuasa1 (1.AIST、2.Tsukuba Univ.、3.Osaka Univ.)

キーワード:Voltage-controlled magnetic anisotropy, Magnetization switching, Ultrathin ferromagnetic films

Voltage-controlled magnetic anisotropy (VCMA) has brought a great advance in ultralow-energy manipulation of magnetization in ferromagnetic ultrathin films. The phenomenon was readily applied for the induction of magnetization switching in magnetic tunnel junctions (MTJs) by utilizing sub-nanosecond voltage pulses, showing a potential application for non-volatile magnetic random access memories (MRAMs).
In order to realize the voltage-controlled MRAMs, it is necessary not only to enhance the VCMA effect but also to improve the write error rate (WER) of each memory cell. Our group recently investigated WER in perpendicularly-magnetized MTJs (p-MTJs) and reported a WER of ~ 4 × 10-3, followed by an even lower WER of ~ 2 × 10-5 in a Ta/(Co31Fe69)80B20 (1.1 nm)/MgO structure. These reports would be a guideline for designing p-MTJs with low WER. In this work, we try to reduce WER by handling the magnetization dynamics through the controlled voltage pulses. Especially, by varying the rise time (τrise) and fall time (τfall) as well as the duration time (τpulse) of the voltage pulses, we study influences of the magnetization excitation/relaxation processes on WER.