

Effects of Annealing Gas on Electrical Properties of La₂O₃ Gate Dielectrics

Minjun Song, Byoungdeog Choi

Department of Electrical and Computer Engineering, Sungkyunkwan University, 2066 Seobu-ro, Jangan-gu, Suwon-si, Gyeonggi-do 16419, Republic of Korea

Keywords: MOS-Cs, high-k dielectric, La₂O₃, oxygen annealing, interface trap density

ABSTRACT

Solution-processed lanthanum oxide (La₂O₃) films were formed on the Si substrates under N₂ and O₂ ambience annealing conditions. Compared to N₂ conditions, flat-band voltage shifted to positive gate bias direction and leakage current was less for O₂ annealed devices resulted from the reduction of the oxygen-related trap sites in the film.

1 INTRODUCTION

Thin-film transistors (TFTs) with high-k dielectric have been studied for high mobility, low driving voltage, and large-sized display for next-generation display [1-3]. HfO₂, ZrO₂, Y₂O₃, Al₂O₃ and La₂O₃ have been considered as high-k materials to replace SiO₂. Among them, La₂O₃ is excellent as the gate dielectric for high performance TFTs due to relatively high-k value (~ 30) and large band gap (~ 6.0 eV) [4-5]. In addition, due to thermal stability with the silicon substrate it is difficult to form an interface with the silicon. However, There is a drawback of forming LaO (OH), La(OH)₃ by absorbing H₂O in the air. This disadvantage can be solved through oxygen treatment. [6] In the bond structure of La₂O₃ [7], it has oxygen vacancies (Vo). These oxygen deficiencies act as defects and adversely affect the electrical properties[8]. The device showed a decrease in electrical properties and a shift in the flat band voltage (V_{FB}) in the negative direction. In this study, La₂O₃ gate oxide was fabricated using a solution process that has the advantages of low cost and simple process. O₂ annealing process was performed to reduce Vo and annealing of inert gas N₂ was performed for comparison. In addition, by comparing the devices fabricated by the annealing time in a vacuum state, it was confirmed that the section in which the change in capacitance is the greatest, that is, the section to be densified. Accordingly, the electrical characteristics were analyzed by N₂ and O₂ annealing in order to confirm the influence of film densification and annealing ambient. Two kinds of metal-oxide-semiconductor (MOS-Cs) were compared and discussed.

2 EXPERIMENT

Al / La₂O₃ / p-Si MOS-C having the structure of Fig. 1 was fabricated and evaluated. P-type Si (100) substrate were cleaned via RCA(SC1,BOE,SC2) methods. The La₂O₃ solution was prepared by dissolving precursor of

lanthanum nitrate hexahydrate (LaN₃O₉H₂O) in 2-methoxyethanol and stir at 1000 rpm for 5 hours at 80 ° C. Then, the prepared La₂O₃ solution was spin-coated at 3000 rpm for 30s. After pre-annealing for 10 min on a hot plate, post deposition annealing was performed with RTA for 20 minutes and 60 minutes at 400 ° C. under N₂ and O₂ ambient. The Al electrode was deposited with a thickness of 70 nm and the width was deposited using a shadow mask having a dot size of 300 μm. Electrical properties of the films with annealing conditions were assessed by capacitance-voltage (C-V) measurements using an Agilent 4980A precision LCR meter and current density-voltage (J-V) measurements using an Agilent B1500A.

3 RESULT and DISCUSSION

Fig. 2 shows the 0, +, 2+ states of the 6-fold oxygen vacancy of La₂O₃. [7] La₂O₃ has two types of oxygen vacancy with 4 or 6 La neighbors. This vacancy creates an additional state that acts as a trap for electrons. Since these electron traps can also act as defects, the electrical properties will be improved if the oxygen vacancy can be treated. Fig. 3-(a) hysteresis of C-V characteristics of the samples fabricated using La₂O₃ oxide with N₂ and O₂ ambience annealing conditions. Through Table. 1 we confirmed that the oxide capacitance (C_{ox}) increased from 199.3 pF for N₂ conditions to 241.5 for O₂ annealing process. K value also increased from 22.2 to 27. After O₂ annealing, the V_{FB} shifted by 0.2 V in the positive direction compared to N₂ conditions. These results indicate that the O₂ annealing effectively reduces the positively charged Vo in the La₂O₃ films. Also, the hysteresis width was smaller than the N₂ ambient. The V_{FB} shifted in the positive direction by 0.8V in the O₂ ambient and 1.2V in the N₂ ambient, and the electron trap was reduced by shifting the O₂ ambient by 0.4V less than the N₂ ambient. These results suggest that annealing in the O₂ ambient effectively reduced oxygen vacancy.

Fig 3-(b) shows C-V indicating whether oxygen treatment has an effect on time. We annealed at 10minute intervals for 10~60 minutes and confirmed that the films were most densified between 20 and 60 minutes and the electrical properties were confirmed by annealing in two ambient. Table 1 shows that V_{FB} has almost the same value depending on the annealing

ambient. This result indicates that oxygen treatment takes place independently of the large densification of the film. Fig 4 shows the J-V curve of the device. Leakage current was checked at -1 V and 3.69×10^{-7} at 20 min in O₂ annealing process, 2.26×10^{-7} at 60 min 4.91×10^{-6} at 20 min 6.60×10^{-7} at 60 min each in comparison, both cases decreased in oxygen ambient. These result show that gate oxide is stabilized by reducing the Vo which are electron conducting path through the dielectric. Fig.5 shows interface trap density (D_{it}) of the samples performed to confirm the interfacial properties between La₂O₃ and Si substrate. D_{it} is extracted by Terman method and is represented by the following equation:

$$D_{it} = \frac{C_{ox}}{q^2} \left(\frac{dV_G}{d\phi_s} - 1 \right) - \frac{C_s}{q^2} = \frac{C_{ox}}{q^2} \frac{d\Delta V_G}{d\phi_s}, C_s = \frac{C_{ox} C_{hf}}{C_{ox} - C_{hf}} \quad [9].$$

We found that the O₂ annealing process played a role of reduction of the D_{it} values from $9.83 \times 10^{11} \text{cm}^2 / \text{eV}^{-1}$ to $7.65 \times 10^{11} \text{cm}^2 / \text{eV}^{-1}$. These results imply that the Vo at the interface were treated during the annealing in the O₂ conditions.

4 CONCLUSIONS

We investigated the effect of annealing gas conditions and time on the electrical properties of La₂O₃ gate dielectrics. The Cox values were higher and the leakage current was lower for O₂ annealed devices than that of N₂ annealed samples. These results show that O₂ annealing process reduces Vo in the La₂O₃ films resulting in excellent electrical properties of the devices. Based on the experimental results, we strongly recommend La₂O₃ films formed with O₂ annealing process as a gate insulator for TFT applications.

REFERENCES

- [1] Jae Sang Lee, Seongpil Chang, Sang-Mo Koo, Sang Yeol Lee, "High-Performance a-IGZO TFT With ZrO₂ Gate Dielectric Fabricated at Room Temperature" IEEE.10.1109/LED.2009.2038806
- [2] L X. Qian, P. T. Lai, and W. M. Tang, "Effects of Ta incorporation in La₂O₃ gate dielectric of InGaZnO thin-film transistor" Appl. Phys. Lett. 104, 123505 (2014)
- [3] WK Lin, KC Liu, ST Chang, CS Li, "Room temperature fabricated transparent amorphous indium zinc oxide based thin film transistor using high-k HfO₂ as gate insulator" Volume 520, Issue 7, 31 January 2012, Pages 3079-3083
- [4] J. Robertson and R. Wallace, "High-K materials and metal gates for CMOS applications," Materials Science and Engineering: R: Reports, vol. 88, p. 1–41, February 2015
- [5] J. Robertson, "Band offsets of wide-band-gap oxide and implications for future electronic devices" J. Vac.

Sci. Technol. B, 18, 1785 (2000)

- [6] Yi Zhao, Koji Kita, Kentaro Kyuno and Akira Toriumi, "Suppression of Leakage Current and Moisture Absorption of La₂O₃ Films with Ultraviolet Ozone Post Treatment", Published 4 July 2007 The Japan Society of Applied Physics
- [7] K. Tse a, D. Liu a, K. Xiong a,b, J. Robertsona, "Oxygen vacancies in high-k oxides" K. Tse et al. / Microelectronic Engineering 84 (2007)2028–2031c
- [8] Anderson Janotti and Chris G. Van de Walle, "Oxygen vacancies in ZnO" Published Online: 14 September 2005 Accepted: July 2005 Appl. Phys. Lett. 87, 122102 (2005)
- [9] M. Takenaka, Y. Ozawa, J. Han, S. Takagi, "Quantitative evaluation of energy distribution of interface trap density at MoS₂ MOS interfaces by the Terman method" IEEE International Electron Devices Meeting (IEDM) 3-7 Dec. 2016 16651087 (2016)




Fig. 1. Structure of metal-oxide semiconductor




Fig. 2. Energy levels of 6-fold coordinated oxygen vacancy in La₂O₃





Fig. 3. C-V characteristics (a) Hysteresis of annealing for 60 minutes in N₂, O₂ ambient (b) 20 minutes 60 minutes annealing in N₂, O₂ ambient




Fig. 4. J-V characteristics of La₂O₃ films annealed for 20 minutes and 60 minutes in N₂ and O₂ ambient




Fig. 5. D_{it} characteristics of N₂ and O₂ annealed La₂O₃ films

Table. 1. Extract of electrical parameters by annealing time and ambient

	N ₂ 20m	O ₂ 20m	N ₂ 60m	O ₂ 60m
Capacitance (pF)	136.8	141.4	199.3	241.5
κ	21.8	22.1	22.2	27.0
EOT (nm)	17.8	17.2	12.2	10.1
V _{FB} (V)	-0.62	-0.48	-0.66	-0.38
D _{it} (cm ⁻² eV ⁻¹)	-	-	9.83 × 10 ¹¹	7.65 × 10 ¹¹
Leakage current (A/cm ²)	4.91 × 10 ⁻⁶	3.69 × 10 ⁻⁷	6.78 × 10 ⁻⁷	2.26 × 10 ⁻⁷