

---

Poster Presentation

## [AMDp1]Oxide TFTs

Thu. Nov 28, 2019 10:40 AM - 1:10 PM Main Hall (1F)

---

10:40 AM - 1:10 PM

### [AMDp1-10]Analysis and Solution of 4/5/6 levels related issues in a-IGZO TFT Gate Driving Circuits for 32-in FHD TFT-LCD

\*suping xi<sup>1</sup>, tianhong Wang<sup>1</sup>, longqiang Shi<sup>1</sup>, yifang chou<sup>1</sup>, shiming Ge<sup>1</sup>, chuhong Dai<sup>1</sup>, jiajia Yu<sup>1</sup>, Liang Hu<sup>1</sup>, Jiang Zhu<sup>1</sup>, wei Shao<sup>1</sup> (1. China Star Optoelectronics Technology (China))

Keywords:IGZO, GOA, TFT-LCD

In this paper, 4/5/6 levels related issues in two different a-IGZO TFT gate driving circuits for 32-in FHD TFT-LCD have been analytical and settled. The two different circuits are called GOA\_A (STT structure) and GOA\_B (big channel length structure), respectively. Both GOA\_A and GOA\_B circuits have the phase problem at 4/5/6 levels in TD1, and these phase problems have been settled in TD 2 by regulating the HVA signal voltage. The horizontal line at 4/5/6 levels can only be found in GOA\_B of TD1 and these horizontal line at 4/5/6 levels have also been solved in TD 2, while GOA\_A have no such problems in TD1 and TD2. The details can be presented in this paper.