Poster Presentation

[AMDp2]Active-Matrix Devices

Thu. Nov 28, 2019 2:30 PM - 5:00 PM Main Hall (1F)

2:30 PM - 5:00 PM

[AMDp2-11]Analysis of Horizontal-Mura Caused by Reset’ s Abnormal Delay of GOA Output

*Xinmao Qiu[1], Yao Liu[1], Hongjiang Wu[1], Hongtao Lin[1], Baoqiang Wang[1], Wenchao Wang[1], Yaochao Lv[1], Guichun Hong[1], Min Zhou[1], Zuwen Liu[1] (1. Fuzhou BOE Optoelectronics Technology Co., Ltd (China))

Keywords:Gate Driver on Array, Horizontal-Mura, Leakage Current, Array Design

A rare failure named Horizontal-Mura Caused by Reset’ s abnormal Delay of GOA Output is studied systemically. By increasing frame frequency, changing TFT size ratio and increasing channel Length, the leakage current of voltage Gout’ s Gate (PU) can be reduced, and Mura phenomenon can be significantly alleviated.