Bumpless 3D Interconnects for the Tera-scale Bandwidth and High Density Devices Equivalent to <10nm Node Scaling

Takayuki Ohba, The Univ. of Tokyo E-mail: ohba@sogo.t.u-tokyo.ac.jp

The key features are bumpless interconnects in the three-dimensional integration (3DI) for Chip-on-Wafer (COW) and Wafer-on-Wafer (WOW) as a second-generation alternative to the use of micro-bump based Chip-on-Chip (COC) as shown in **Figure 1**. Wafer-based 3D technologies are the fabrication of three-dimensional structures in which any number of thinned 300 mm wafers can be stacked back-to-front realizing further large-scale devices with low cost instead of the scaling using extreme ultraviolet (EUV) lithography and bump based COC 3D integration.

The two-dimensional (2D) scaling based on planar technology that has led the semiconductor industry so far no longer makes economic sense in many situations. For instance, the industry is facing a major turning point in how to realize the next generation of large-scale integration. In this context, 3D approaches have been proposed on the basis of next-generation 2D transistors and 3D architectures, and recent attention has focused on productivity and the costs involved in volume production. Transistor-based 3D (stack structure by transistors) will face to yield drawbacks due to increasing invisible defect at the critical layers. Stacking at the wafer level drastically increases the

Stacking at the wafer level drastically increases the processing throughput, and bumpless interconnects as well as Through-Silicon-Via (TSV) provide >10K/cm² IO counts and an appropriate yield using existing technology which is equivalent to or greater than that achievable with 2D scaling beyond 22 nm nodes. Also, since it is compatible with existing wafer processing facilities, transistors with three-dimensional structures can be designed in a continuous manufacturing line.

WOW is classified into two types, according to the stacking method: *Thinning first* and *Via-Last after Bonding*. The development has proceeded through four modules, classified along the process flow. The modules include a *thinning module* for thinning down to 10 µm the wafer substrates in which devices are implemented, a *stacking module* for bonding and stacking the wafers, a *interconnects module* for forming Cu interconnects embedded in upper and lower wafers with via-holes, and a



Figure 1. A comparison of bump and bumpless TSV interconnects for 3D logic/memory stack structures, assuming six dies for a memory stack and one many core microprocessor. Bumpless TSVs can form with high dense (narrow pitch) rather than TSV+ bump which provides large enough IO counts. Since back-to-front stack and TSV-last process has no limit on the multi-stacking, high density and bandwidth more than Tera-scale can be anticipated using matured existing devices.

packaging module for singulating the stacked wafers. Damascene interconnects form a so-called redistribution layer and also serve as a counter electrode for the subsequent stacked wafer.

In combination with 3D logic and memory, it is possible to construct a roadmap towards high-density integration miniaturization of 3D especially and chip-sets. next-generation logic-memory stacks for personal digital assistants (PDAs) and Smartphones. Because wafer thinning to 10 μ m or less provides small features, it is possible to realize a total 3D stack height of 1000 μ m, even after stacking 100 dies. This satisfies current package standards. Stacking 32 or more layers of 16 Gb/cm² devices fabricated by 22 nm technology would achieve terabit (Tb) capacity, which is equivalent to <10 nm three generations ahead as shown in Figure 2. Thus the manufacturers can choose one among scaling, wafer enlargement, and 3D stack, taking total cost into account.

Acknowledgements

This study was carried out based on the three-dimensional integration development program of the WOW Alliance at the University of Tokyo, and the author thanks the more than 20 alliance members, including DISCO Corporation, Fujitsu Laboratories Ltd., Dai Nippon Printing, Nissan Chemical Industries, Ltd., Daicel Corporation, Tazmo Co., Ayumi Industry Co., Ltd., Brewer Science, Inc., Nagoya University, ITRI Ad-STAC, and the WOW Research Center Ltd. for their cooperation. Special thanks are due to Drs. Y.S. Kim, K. Fujimoto, H. Maeda, H. Kitada, and S. Kodama for their cooperation and useful discussions.

References

[1] N. Maeda et al., Proc. AMC Conf. 2008, Eds. M. Naik, R. Shaviv, T. Yoda, and K. Ueno, p. 501, 2009. [2] Y. S. Kim et al., IEEE IEDM Tech. Dig., p. 365, 2009. [3] T. Ohba et al., Microelectronic Eng., Elsevier, 87, pp. 485-490, 2010. [4] S. Tominaga et al., Jpn. J. Appl. Phys., 49, 05FG01, 2010. [5] T. Ohba et al., IEICE Trans. and Electronics, Electronics Soc., J93-C (11), pp. 464-476, 2010. [6] H. Kitada et al., Jpn. J. Appl. Phys., 50 (5), 05ED02, 2011. [7] O. Nakatsuka et al., *ibid*.05ED03. [8] D. Diehl et al., Microelectron. Eng., 92, pp. 3-8, 2011. [9] T. Ohba, Electrochem. Soc., Trans., 34 (1), pp. 1011-1016, 2011. [10] Y. S. Kim et al., IEEE Symp. on VLSI Technol., pp. 144-145, 2011. [11] Y. Mizushima et al., Jpn. J. Appl. Phys., 51, DOI: 10.1143/JJAP.51.05EE03, 2012. [12] T. Ohba, Electrochem. Soc. Trans. 44 (1), pp. 827-840, 2012. [13] N. Maeda et al., IEEE VLSI Symp., p. 171, 2012.



Figure 2. Trends toward DRAM density using 2D conventional scaling and 3D multi stack using existing DRAM generation. DRAM capacity in the 3D corresponds to the number of stacked dies, assuming to eliminate redundancy by cell-block at each layer.