

## High Mobility Ge CMOS devices with 0.7 nm Ultrathin EOT using HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge Gate Stacks Fabricated by Plasma Post Oxidation

Rui Zhang, J. C. Lin, P. C. Huang, N. Taoka, M. Takenaka and S. Takagi

School of Engineering, The University of Tokyo, 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-8656, Japan.

Tel: +81-3-5841-6733. E-mail: [zhang@mosfet.t.u-tokyo.ac.jp](mailto:zhang@mosfet.t.u-tokyo.ac.jp)

**Introduction** Ge MOSFETs have been attracting a lot of interest for further improvement of the CMOS performance [1]. For high performance Ge MOSFETs, a gate stack with both low  $D_{it}$  and thin EOT is mandatory [2]. A plasma post oxidation (PPO) method has been purposed by using ECR oxygen plasma to fabricate Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks with low  $D_{it}$  at  $10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> order and thin EOT of  $\sim 1$  nm [3-5]. However, further EOT reduction of the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> gate stacks is difficult, due to the relatively small permittivity of Al<sub>2</sub>O<sub>3</sub> (7~9) and GeO<sub>x</sub> ( $\sim 5.5$ ). In this research, HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks with EOT of  $\sim 0.7$  nm are fabricated using the PPO method assisted by a 0.2-nm-thick Al<sub>2</sub>O<sub>3</sub> layer between HfO<sub>2</sub> and Ge, with maintaining low  $D_{it}$ . The high mobility Ge (100) p- and n-MOSFETs using these gate stacks are also demonstrated.

**Experiments** The active areas were defined by etching SiO<sub>2</sub> field oxides formed on Ge (100) substrates. Subsequent to the sacrificial oxidation, the HfO<sub>2</sub> (2.2 nm)/Al<sub>2</sub>O<sub>3</sub> (0.2 nm)/GeO<sub>x</sub>/Ge structures were prepared by 300 °C ALD and PPO for different times at RT. PDA was carried out at 400 °C for 30 min in N<sub>2</sub>. TiN was deposited and ion implantation was done to form S/D for both p- and n-MOSFETs. After the activation annealing, Ni S/D contact metals were sputtered and the Al back contact was formed by thermal evaporation.

**Results and discussion** Fig. 1 shows a cross section TEM image of the HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks. It is found that a 0.35-nm-thick GeO<sub>x</sub> interfacial layer (IL) was formed with a sharp GeO<sub>x</sub>/Ge interface after PPO without inter-mixing with the HfO<sub>2</sub> layer, which has also been confirmed by AR-XPS measurements (data not shown). With this gate stack, low  $D_{it}$  of  $2 \times 10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> is revealed under EOT of 0.76 nm.


The  $I_d$ - $V_g$  characteristics shown in Fig. 2 are taken from the Ge p- and n-MOSFETs having an HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stack with 15 s' PPO. Normal operations are confirmed for the p- and n-MOSFETs with an on/off ratio of  $\sim 10^4$  and an S factor of 85 mV/dec for pMOSFET, and an on/off ratio of  $\sim 10^3$  and an S factor of 80 mV/dec for nMOSFET. The mobility of the Ge p- and n-MOSFETs with different types of gate stacks, evaluated by the split C-V method, is shown in Fig. 3 and Fig. 4, respectively. It is found that with the

PPO HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stack, the Ge pMOSFET exhibits the hole mobility much higher than the Si universal one. The mobility with 0.76 nm EOT is comparable to or even higher than that of  $\sim 20$ -nm-thick thermal oxidation GeO<sub>2</sub>/Ge gate stack [6]. For the Ge nMOSFET, the electron mobility is comparable to the Si universal one and exceeds it in high  $N_s$  region. The much higher mobility in the HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stack than those in the direct HfO<sub>2</sub>/Ge and the HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/Ge interfaces indicates that the formation of the GeO<sub>x</sub>/Ge interface is a key for realizing high mobility Ge p- and n-MOSFETs. The peak mobility of 546 and 689 cm<sup>2</sup>/Vs are obtained for the Ge p- and n-MOSFETs with EOT of 0.76 nm, which are the highest reported peak mobility for Ge CMOS devices with sub-nm ultrathin EOT.


**Conclusion** The superior HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks were fabricated by applying the PPO method for HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/Ge structures. These gate stacks exhibit ultrathin EOT of down to  $\sim 0.7$  nm and  $D_{it}$  of  $10^{11}$  cm<sup>-2</sup>eV<sup>-1</sup> order. The Ge (100) p- and n-MOSFETs with these gate stacks have been demonstrated with superior electrical properties. As a result, the record high hole and electron mobility of 546 and 689 cm<sup>2</sup>/Vs have been realized under EOT of 0.76 nm for Ge p- and n-MOSFETs, respectively.

**Acknowledgement** This work was supported by Grant-in-Aid for Scientific Research (No. 23246058) from MEXT of Japan.


**References** [1] S. Takagi et al., IEDM, pp. 57, 2003. [2] S. Takagi et al., Microelectron. Eng., 84, pp. 2314, 2007. [3] R. Zhang et al, Appl. Phys. Lett., 98, 112902, 2011. [4] R. Zhang, et al. VLSI symp., pp. 56, 2011. [5] R. Zhang, et al., IEDM, pp. 642, 2011. [6] Y. Nakakita et al., IEDM, pp. 877, 2008. [7] K. Morii, et al. IEDM, pp. 681, 2009.




**Fig. 1:** TEM image of O<sub>2</sub> (2.2 nm)/Al<sub>2</sub>O<sub>3</sub> (0.2 nm)/Ge structure with a 500 W PPO for 15 s.



**Fig. 2:**  $I_d$ - $V_g$  curve of the Ge p- and n-MOSFET with the HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stack having 15 s' PPO.



**Fig. 3:** Mobility of Ge pMOSFETs having different MOS interfaces.



**Fig. 4:** Mobility of Ge nMOSFETs having different MOS interfaces.