

# An Improved Self-Aligned Ohmic-Contact Process for Graphene-Channel Field-Effect Transistors

Mastura Hussin<sup>1</sup>, Kenta Sugawara<sup>1</sup>, Tetsuya Suemitsu, and Taiichi Otsuji

<sup>1</sup>RIEC: Research Institute of Electrical Communication, Tohoku University  
2-1-1, Katahira, Aoba-ku, Sendai, Miyagi, 980-8577, Japan

E-mail: [mastura@riec.tohoku.ac.jp](mailto:mastura@riec.tohoku.ac.jp)

## 1. Introduction

Graphene is a layer of pure carbon atoms arranged in hexagonal honeycomb lattice. Being two-dimensional material has made graphene a superior electrical conductor which makes it one of the most attracted candidates for the new transistor channel material. However, the full applications of graphene are still limited by some critical issues such as low on/off current ratios and low cut-off frequencies despite of its outstanding intrinsic carrier transport properties [1]. Our current research focuses on improving the speed/drivability performances of Graphene-channel Field-Effect Transistors (GFETs). The fabrication of high-performance GFETs is challenging because the parasitic resistance in an extrinsic regions significantly degrade the GFET performance.

## 2. Experimental method and result

The graphene coating and baking with ultraviolet light sensitive polymer films (photoresist) during device fabrication is well known to contaminate, thus degrading the intrinsic properties of graphene. In this study, we first report on Al sacrificial layer [2] to prevent the photoresist from directly contacting with graphene in an ohmic contact area, which spectacularly reducing the source/drain ohmic contact resistance from 9300  $\Omega\mu\text{m}$  for a CVD-grown graphene transferred onto a  $\text{SiO}_2/\text{Si}$  substrate (see Fig. 1), which is a contact resistance comparable to the state-of-the-art ones [3-5]. Second, we introduce a self-aligned source-drain technique [6] with the aforementioned Al sacrificial layer as the ohmic protection that can minimize both the extrinsic access resistance and the damage to the intrinsic graphene electrical property (see Fig. 2).




Fig.2 Basic process flow of the graphene-metal ohmic contact formation with an Al sacrificial layer.




Fig.2 Obvious contact resistance difference ( $R_c$ ) of the graphene-metal ohmic contact with and without an Al sacrificial layer.




Fig. 3 Process flow of the self-aligned source-drain formation with an Al sacrificial layer.

## 3. Conclusions

The process technologies proposed here will be able to assure the GFET performance projections beyond the level of any existing FETs using conventional semiconductor materials.

## Acknowledgements

This work is conducted in Laboratory for Nanoelectronics and Spintronics in RIEC, Tohoku Univ. and supported by JST-CREST, Japan.

## References

- [1] D. Reddy et al., J. Phys. D **44**, 313001 (2011).
- [2] A. Hsu et al., IEEE EDL **32**, 1008 (2011).
- [3] K.Nagashio et al., APL **102**, 173507 (2013).
- [4] L. Wang et al., Science **342**, 614 (2013).
- [5] J.S. Moon et al., APL **100**, 203512 (2012).
- [6] MH. Jung et al., Proc. IEEE **101**, 1603 (2013).