# III-V CMOS フォトニクス·プラットフォーム上 導波路型 InGaAs MSM フォトディテクタの作製

Fabrication of waveguide InGaAs MSM Photodetector

## on III-V CMOS Photonics Platform

東大院工<sup>1</sup>,住友化学<sup>2</sup>

<sup>○</sup>程勇鵬<sup>1</sup>, 一宮佑希<sup>1</sup>, 市川磨<sup>2</sup>, 長田剛規<sup>2</sup>, 秦雅彦<sup>2</sup>,竹中充<sup>1</sup>, 高木信一<sup>1</sup>

Univ. Tokyo<sup>1</sup>, Sumitomo Chemical Co. Ltd.<sup>2</sup>

<sup>°</sup> Yongpeng Cheng<sup>1</sup>, Yuki Ikku<sup>1</sup>, Osamu Ichikawa<sup>2</sup>, Takenori Osada<sup>2</sup>, Masahiko Hata<sup>2</sup>, Mitsuru

Takenaka<sup>1</sup> and Shinichi Takagi<sup>1</sup>

#### E-mail: ypcheng@mosfet.t.u-tokyo.ac.jp

#### 1. Background

For chip-scale optical interconnects, waveguide photodetectors (PDs) are fundamental building blocks; thus InGaAs PDs integrated with Si waveguides on the III-V/Si hybrid platform have intensely been investigated so far<sup>[1-3]</sup>. However, it seems to be difficult for the III-V/Si hybrid platform to achieve monolithic integration of InGaAs PDs with Si complementary metal-oxide-semiconductor (CMOS) transistors because high-temperature processes required for Si CMOS are not acceptable to InGaAs PDs. To overcome this constraint, we have investigated the III-V CMOS photonics platform<sup>[4,5]</sup>, enabling monolithic integration of InGaAs MOS transistors and InP-based photonic devices on а III-V-on-Insulator (III-V-OI) wafer.

In this paper, we present a waveguide InGaAs metal-semiconductor-metal (MSM) PD on the III-V CMOS photonics platform.

#### 2. Fabrication

Firstly, we prepare a III-V-OI wafer as follows. i-InP/p-InGaAs layers are grown on an InP wafer. A 2.3- $\mu$ m-thick SiO<sub>2</sub> BOX layer is also thermally grown on a Si wafer. After depositing Al<sub>2</sub>O<sub>3</sub> on both wafers by atomic layer deposition (ALD), the two wafers are bonded together. Finally, the InGaAs/InP on SiO<sub>2</sub>/Si wafer is obtained by etching the InP substrate.

By using the III-V-OI wafer, we fabricate InGaAs MSM PD integrated monolithically integrated with an InP rib waveguide on the SiO<sub>2</sub>/Si as shown Fig. 1. First, the waveguide is defined by DUV lithography and reactive ion etching (RIE). Then, an InGaAs layer on the InP waveguide is selectively removed by wet etching. Then, an Al<sub>2</sub>O<sub>3</sub> passivation layer is deposited by ALD. Finally, interdigitated electrodes are formed by Ni deposition and lift-off.

### 3. Test and discussion

Firstly, 7.7dB total loss (insertion plus propagation loss) of the InP rib waveguide on the SiO<sub>2</sub>/Si wafer is obtained by the cut-back method. Then, 8-dBm CW light is injected to compensate this loss and

ensure approximately 0-dBm launched power to the InGaAs PD. We evaluate photo-current and dark current as shown by Fig. 2. Since Schottky contact can be obtained between Ni and p-InGaAs, the dark current is suppressed below approximately 270nA when the bias voltage is 1V. The photocurrent at 1V bias voltage is approximately 386 $\mu$ A when the 1550-nm CW light with the 0-dBm launched power to the PD is injected. Thus, the I<sub>on</sub>/I<sub>off</sub> ratio is approximately more than 10<sup>3</sup>. When the bias voltage is increased to 2V, the photo-current of more than 1mA is obtained, resulting in the high responsivity of >1.0A/W.

#### Acknowledgements

This work was supported by Grant-in-Aid for Young Scientists (A) from MEXT.

## Reference

- [1] H. Park et al., OE 15, 6044 (2007).
- [2] J. Brouckaert et al., PTL, 19, 1484 (2007).
- [3] K. Ohira et al., OE 18, 15440 (2010).
- [4] M. Takenaka et al., OE 15, 8422 (2007).
- [5] M. Takenaka et al., OFC'10, OThS5 (2010).



Fig. 1 Process flow InGaAs MSM PD.



Fig. 2 Photo-current of InGaAs MSM PD.