

低界面準位と sub-nm CET を有する $\text{La}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ゲートスタックの実現Low D_{it} $\text{La}_2\text{O}_3/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Gate Stack scaled to sub-nm CET

東工大フロンティア研¹, 東工大総理工² ○ハサンザデ ダリユーシュ¹, 大嶺洋¹, 角嶋邦之²,
片岡好則², 西山彰², 杉井信之², 若林整², 筒井一生², 名取研二¹, 岩井洋¹

Tokyo Tech. FRC¹, Tokyo Tech. IGSSE² ○D. Hassan Zadeh¹, H. Oomine¹, K. Kakushima², Y.

Kataoka², A. Nishiyama², N. Sugii², H. Wakabayashi², K. Tsutsui², K. Natori¹, H. Iwai¹

E-mail: zade.d.aa@m.titech.ac.jp

【Introduction】Integration of high-mobility channels such as InGaAs is envisaged for beyond 10-nm node devices [1]. However, fabrication of high quality high-k/III-V interface with low interface trap density remains a key issue. Overwhelming majority of InGaAs device demonstrations use Al_2O_3 as gate dielectric, which benefits from good interface properties. Consequently scaling of InGaAs-based gate stacks has been limited due to low k-value (~ 9) of Al_2O_3 . However, high C_{ox} values in quasi-ballistic regime of 10-nm node and beyond is required to minimize the effect of high semiconductor capacitance and improve gate controllability [2]. In this study, we have demonstrated a scalable $\text{La}_2\text{O}_3/\text{InGaAs}$ gate stack with La_2O_3 deposited either by EB or ALD methods with equal interface quality, thanks to the formation of an amorphous interfacial layer at the $\text{La}_2\text{O}_3/\text{InGaAs}$ interface.

【Experiments】 La_2O_3 -gated devices were fabricated on $n\text{-In}_{0.53}\text{Ga}_{0.47}\text{As}$ substrates (dopant: $1.0 \times 10^{16} \text{ cm}^{-3}$). Substrates were first, treated by HF and $(\text{NH}_4)_2\text{S}$ (6%) solution prior to La_2O_3 deposition. ALD- La_2O_3 films were grown from precursors lanthanum tris(isopropylcyclopentadienyl) and H_2O at various deposition temperatures. Bi-layer TiN/W metal gates were in-situ deposited by RF sputtering. A gate last scheme was used to fabricate InGaAs MOSFETs on $p\text{-In}_{0.53}\text{Ga}_{0.47}\text{As}$ (dopant: $1.8 \times 10^{17} \text{ cm}^{-3}$) with a similar gate stack process flow to capacitors.

【Results】Conductance measurements were carried out to evaluate the interface trap density (D_{it}) at $\text{La}_2\text{O}_3/\text{InGaAs}$ interface. The results compared to other recently reported high-k materials is shown in Fig. 1 (a). Small D_{it} on the order of $10^{11} \text{ (cm}^{-2} \text{ eV}^{-1})$ is

achieved for $\text{La}_2\text{O}_3/\text{InGaAs}$ capacitors even at sub-nm CET values. The similarity of results between deposition methods can be attributed to the presence of interfacial layer in the form of LaInGaO_x which is formed reactively at InGaAs interface. InGaAs MOSFET operation with ALD- La_2O_3 as gate dielectric and Ni as metal S/D is demonstrated in Fig. 1(b). Mobility exceeding that of Si-universal is achieved for a gate stack with CET = 1.1 nm.




Fig.1 (a) D_{it} dependence on CET for $\text{La}_2\text{O}_3/\text{InGaAs}$ and (b) effective electron mobility of nMOSFETs measured by split C-V.

【References】

- [1] S. Takagi et al., IEDM 505(2012). [2] M. Fischetti et al., IEEE Trans. Electron. Devices, 54, 2116(2007). [3] V. Chobpattana et al., Appl. Phys. Lett. 102, 022907(2013). [4] J. Huang et al., IEDM 335(2009).

【Acknowledgement】

This work was granted by JSPS through FIRST program initiated by the CSTP.