## **Type-II Staggered Hetero-Junction Tunnel FETs with**

Ge sources and Biaxial Tensile Strain Si Channels

Minsoo Kim<sup>1, 2</sup>, Yuki Wakabayashi<sup>1</sup>, Ryosho Nakane<sup>1</sup>, Masafumi Yokoyama<sup>1</sup>, Mitsuru Takenaka<sup>1, 2</sup> and Shinichi Takagi<sup>1, 2</sup>

Mitsuru Takenaka<sup>1,2</sup> and Shinichi Takagi<sup>1,2</sup> <sup>1</sup>The Univ. of Tokyo, <sup>2</sup>JST-CREST

## E-mail: minsoo@mosfet.t.u-tokyo.ac.jp

**1. Introduction** While tunnel field-effect transistors (TFETs) based on band-to-band tunneling are expected as ultra-low power devices, it is still difficult to experimentally achieve both high drain on-current/off- current ratio ( $I_{on}/I_{off}$ ) and low subthreshold swing of sub-60 mV/dec at the same time. Here, a type-II staggered hetero-structure source junction can enhance  $I_{on}$  of nTFETs without increasing the leakage current. Actually, a Si-channel TFET with a Ge-source has been demonstrated [1]. Furthermore, the introducing of a tensile strain into a Si channel boosts the tunneling possibility due to increased electron affinity and decreased energy band-gap ( $E_g$ ) of Si [2]. In this paper, Ge/sSi hetero-junction TFETs have been experimentally demonstrated by using growing Ge thin films on strained-SOI substrates.

**2. Experiment** The fabricated device structure and the band diagrams near the Ge-source/sSi-channel are schematically illustrated in Fig. 1(a) and (b), respectively. Dashed lines indicate the band diagrams of unstrained Si. The small  $E_g$  of Ge as the source and s-Si with biaxial tensile strain as the channel lead to the type-II staggered hetero-structure. Fig. 2 shows the process flow of the proposed device. Commercial strained silicon-on-insulator (sSOI; 1.1 % tensile stain) substrates are used for starting materials. Phosphorus ion implantation is used for drain formation with low acceleration energy of 10 keV, followed by RTA at 900 °C for activation. 25-nm-thick in situ boron-doped Ge layers are grown at 200 °C on the drain-formed substrates by molecular beam epitaxy. 2-step 3-nm-thick Al<sub>2</sub>O<sub>3</sub> deposition is done by atomic layer deposition with electron cyclotron resonance plasma post oxidation to ensure the high quality MOS interface between Al<sub>2</sub>O<sub>3</sub> and Ge [3]. Ta is deposited as the gate metal, followed by Ni and Al deposition for the source contact and the contact pad, respectively. Forming gas annealing is carried out at 400 °C in 4% H<sub>2</sub>/N<sub>2</sub> mixed gas ambient for 30 minutes.

**3. Results and Discussion** Fig. 3(a) and (b) show the drain current-gate voltage  $(I_d-V_g)$  and the drain current -drain voltage  $(I_d-V_d)$  characteristics, respectively, of a fabricated device. The small minimum subthreshold swing of 51 mV/dec, below the thermal limit, is obtained (inset of Fig. 3(a)) with large  $I_{on}/I_{off}$  over 6 orders of the magnitude. Also, the good saturation current is confirmed in Fig. 3(b).

**3.** Conclusions The hetero-junction TFET fabricated by combining in-situ boron doped epitaxial-Ge on strained-SOI substrates with  $Al_2O_3$ -based Ge gate stacks are demonstrated.

Acknowledgements We are grateful to Soitech for providing strained-SOI substrates with high tensile strain.

**References** [1] S. Kim et al., Symp. VLSI Tech. Digest (2009) 178. [2] Q. T. Zhao et al., IEEE Electron Device Lett., 32 (2011) 1480. [3] R. Zhang et al., Appl. Phys. Lett., 98, (2011) 112902.



Fig. 2 Process flow of the proposed device.

