

## Impact of back interface passivation on electrical properties of ultrathin-body Germanium-on-insulator (GeOI) MOSFETs

X. Yu<sup>1,2</sup>, J. Kang<sup>1,2</sup>, R. Zhang<sup>1</sup>, W.-L. Cai<sup>1,2</sup>, M. Takenaka<sup>1,2</sup> and S. Takagi<sup>1,2</sup>

<sup>1</sup>The University of Tokyo, 7-3-1 Hongo, Bunkyo-ku, Tokyo, 113-8656, Japan, <sup>2</sup>JST-CREST  
Phone & FAX: +81-3-5841-6733, Email: [yuxiao@mosfet.t.u-tokyo.ac.jp](mailto:yuxiao@mosfet.t.u-tokyo.ac.jp)

**Introduction** Ge CMOS has been regarded as a promising device for the future logic LSIs. Here, ultrathin-body (UTB) Ge-on-insulator (GeOI) structures [1-3] are strongly needed to enhance the immunity against short channel effects, which is mandatory for scaled MOSFETs. It has been reported [4] that the commercial Smart-Cut™ GeOI has the problems of the poor crystalline quality of GeOI near the Ge/ buried oxide (BOX) of SiO<sub>2</sub> as well as the poor Ge/SiO<sub>2</sub> interfacial quality. In order to solve these problems, we have proposed and demonstrated a novel way to fabricate GeOI substrates through layer transfer technology utilizing the high quality surface layers of Smart-Cut GeOI as well as back interface passivation [5]. However, the influences of the back interface passivation and the crystallite quality on the device characteristics have not been discriminate yet.

In this study, UTB GeOI MOSFETs with different Ge/BOX back interfaces are fabricated and the electrical properties are evaluated. The GeOI thickness dependence of the interfacial quality and the effective hole mobility are systematically examined among different GeOI structures.

**Experimental** Three different GeOI substrates with the different Ge/BOX back interfaces were prepared as follows. Besides the original Smart-Cut GeOI, the flipped GeOI with or without back interface passivation were utilized. The process flow of the flipped GeOI fabrication is shown in Fig.1. Here, the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge back interface, formed by electron cyclotron resonance (ECR) plasma post oxidation (PPO) after the Al<sub>2</sub>O<sub>3</sub> deposition [6], and the Al<sub>2</sub>O<sub>3</sub>/Ge back interface without PPO were fabricated before bonding, as shown in Fig. 1(b) and (c). After the GeOI substrate fabrication, back gate MOSFETs with metal source/drain were fabricated with the different GeOI thickness.




Fig.1: Process flow of flipped GeOI fabrication and the GeOI with different back interface (a) original GeOI (b) flipped GeOI with PPO (c) flipped GeOI w/o PPO




Fig.3: Effective hole mobility of 20nm GeOI with different back interface




Fig.4: Thickness dependence of average  $D_{it}$  value of different back interface from S.S factors

The average value of the interface trap density ( $D_{it}$ ) estimated from the sub-threshold slope (S.S) of  $I_d$ - $V_g$  curves and the effective hole mobility of 20 nm GeOI with the different back interfaces are shown in Fig. 2 and Fig. 3, respectively. It is found that the trend of the mobility is consistent with that of the estimated  $D_{it}$  value, indicating the back interfacial quality is more critical to the mobility than the crystallite quality at a given thickness.

The thickness dependence of average  $D_{it}$  estimated from the S.S factors of the different GeOI back interface are shown in Fig. 4. It is observed that the  $D_{it}$  values are almost constant with reducing the GeOI thickness, indicating the back interfacial quality is maintained even in the UTB region. Fig. 5 shows the GeOI thickness dependence of the hole mobility in comparison with the reported data [4]. It is shown that, when the GeOI thickness reduces to around 10 nm in the UTB region, the mobility among GeOI with the different interfaces tends to merge. These results mean that, in the UTB region, any other scattering mechanisms than the back interfacial quality would dominate the mobility.

**Conclusion** The electrical properties as well as the thickness dependence of UTB GeOI MOSFETs with the different back interfaces have been evaluated. The interfacial quality has been found to be critical to the GeOI effective mobility than the crystallite quality.

**Acknowledgements** This work was partly supported by a Grant-in-Aid for Scientific Research (No. 26249038) from MEXT and JST-CREST.

**References** [1] T. Maeda et al, *IEEE EDL* **26**, 102 (2005) [2] S. Takagi et al., *Mat. Sci. and Eng. B* **135**, 250 (2006) [3] S. Dissanayake et al, *JAP* **109**, 03370 (2011) [4] C. H. Lee et al., *IEEE Int. SOI Conf.*, 1, (2011) [5] X. Yu et al., *Micro Electron.Eng.* **147**, 196 (2015) [6] R. Zhang et al., *APL* **98**, 112902 (2011)




Fig.2: Average value of  $D_{it}$  estimated from the S.S factors of 20nm GeOI with different back interface




Fig.5: Thickness dependence of hole mobility