

Computational nano OPC Design For Manufacturing for Fin-type SRAM

Kazuya Kadota

Nanoscience Lab.,

E-Mail: drkadota@hotmail.co.jp

Design For Manufacturing (DFM) where the state-of-the-art nano-devices of the sub-20nm node to a subject, for each of the technology has been intricately sophisticated, comprehensive optimization to predict the performance of the device came become very important.

To get effective solutions on these subjects, one of the lithographic key is a nano Optical Proximity Correction (OPC) control with SMO technology, and another is Total Computer Aided Design (TCAD) approach using the most advanced computer simulations. And, it is very important to obtain DFM solutions by integrating both.

On the other hand, to meet the needs of low-voltage drive and the characteristic variation reduction, in order to obtain a state-of-the-art device performance, the Fin-type transistors are introduced globally as the mainstream because of wider process control margin.

This paper, from the point of view of the sub-20nm node DFM, the computer simulation are conducted on ArF immersion exposure technology with SMO in Single Patterning Technology (SPT) and Quadruple Patterning Technology (QPT), and the guideline of design rules are obtained after the OPC optimization.

Furthermore, the simulated transistor pattern shape are directly migrated into the TCAD process flow.

In this study, Tachyon™ and HyENEXSS™ were used for lithography and device as the most advanced computer simulation tools, respectively.

Figure.1 shows one of the result on the convenient Dual Pattern Technology (DPT) simulation which has gate ledge rounding and recession at each transistor with overlay error of intentionally X and Y directions to $\pm 8\text{nm}$.

Figure.2 shows one of the pseudo rectangular shape results on Quadruple Patterning Technology (QPT) simulation, but the overlay error of intentionally X direction to $\pm 12\text{nm}$ was generated in this case,

When operate these results at very low driving voltage (0.4V) on the TCAD simulation, SRAM characteristics (SNM) are shown very good balanced performance to meet the DFM goal.

This computational method is highly sophisticated DFM technology to predict for the cutting-edge nano-devices toward for the sub-20nm nodes era.

Acknowledgements: This study is a part of the promotion have been collaborative research in Advanced Industrial Science and Technology (AIST) @ Tsukuba. Author would like to thank those concerned.

Keywords: Optical Proximity Correction (OPC), Fin-type Transistor SRAM, Design For Manufacturing (DFM), T-CAD,


Fig.1 and 2: DFM Computational DPT (left) and QPT (right) on 16nm Fin-Transistor SRAM Gate Layer.

DPT on 16nm Fin-Tr SRAM Gate Layer


1. Layout Design for Gate (Horizontal) and Active Layers (Vertical)



2. Gate, Mask-1(Top), Mask-2(Bottom) Patterns with SMO Illumination Profile



3. Gate Pattern Offset on Mask-1: X+8.Y+8 (Top) X+0.Y+0 (Center) X-8.Y-8 nm (Bottom)




QPT on 16nm Fin-Tr SRAM Gate Layer


1. Layout Design for Gate (Horizontal) and Cut Patterns (Vertical)



2. Gate Patterns (Horizontal), overlapped Cut Patterns and Mask Patterns with SMO Illumination Profile



3. Cut Pattern Offset on Gate: X+12.Y+0 nm (Top) X-12.Y+0 nm (Bottom)



Active Layer Gate Layer