

Mg Ion Implantation Technology for Vertical Ga₂O₃ Power Devices

National Institute of Information and Communications Technology¹, Tamura Corporation²,

Tokyo University of Agriculture and Technology³

Man Hoi Wong¹, Ken Goto^{2,3}, Rie Togashi³, Hisashi Murakami³, Yoshinao Kumagai³,

Akito Kuramata², Shigenobu Yamakoshi², Masataka Higashiwaki¹

E-mail: mhwong@nict.go.jp

Vertical *n*-Ga₂O₃ power devices make use of insulating or *p*-type materials for forming current blocking layers (CBLs) to prevent direct source-drain leakage. Mg-ion (Mg⁺⁺) implanted Ga₂O₃ was investigated in this work as a CBL in light of semi-insulating Ga₂O₃ obtained by Mg compensation doping of *n*-type bulk crystals. Systematic thermal anneals and electrical measurements presented evidence of implant activation and illustrated a pathway for forming CBLs in Ga₂O₃ devices.

Test structures comprising *n*-Ga₂O₃/Ga₂O₃:Mg(CBL)/*n*-Ga₂O₃ were fabricated on Si-doped β-Ga₂O₃ (001) epilayers (5–7 μm, *n*~10¹⁶ cm⁻³) grown by halide vapor phase epitaxy on Sn-doped (*n*~3×10¹⁸ cm⁻³) substrates. Mg⁺⁺ implantation was performed at 560 keV and a dose of 4×10¹³ cm⁻² with a peak concentration of 1×10¹⁸ cm⁻³ at ~0.6 μm below the surface. Capless thermal anneals were carried out at 800, 900, and 1000°C for 30 min in N₂ to attempt Mg activation and implantation damage recovery. A 100-nm-thick *n*⁺ top contact layer was formed by Si ion implantation. Patterned-top and blanket-bottom Ti/Au ohmic electrodes were subsequently deposited for current-voltage measurements to assess vertical conduction through the Mg⁺⁺-implanted Ga₂O₃ (Fig. 1). Pt Schottky electrodes were also deposited for capacitance-voltage (*C*-*V*) analysis.

Ga₂O₃ as-implanted with Mg⁺⁺ was highly resistive owing to lattice damage. Leakage through the CBL annealed at 800°C remained low (<1 mA/cm² at 200 V) as only limited damage reversal had taken place. A higher annealing temperature of 900°C led to significantly increased conduction through the CBL (1 mA/cm² at 60–90 V) consistent with improved crystal quality. However, the effect of damage recovery saturated beyond 900°C and only slight degradation in current blocking capability (1 mA/cm² at 40–80 V) was observed with 1000°C annealing. The similar blocking characteristics between structures annealed at 900°C and 1000°C suggested that the electron barrier was no longer dominated by lattice defects; instead, a distinct mechanism that could be unambiguously ascribed to Mg activation as compensating acceptors had given rise to a new barrier in the current path. In addition, Mg diffusion observed in all annealed samples led to uniform Mg depth profiles at a level consistent with the background Si doping (Fig. 2), resulting in carrier compensation throughout the epilayers as revealed by *C*-*V* measurements (Fig. 3). CBLs with well-defined thicknesses and doping can thus be conceived by controlling the implant dosage and annealing conditions.

This work was partially supported by Council for Science, Technology and Innovation (CSTI), Cross-ministerial Strategic Innovation Promotion Program (SIP), “Next-generation power electronics” (funding agency: NEDO).




Fig. 1. Vertical leakage through annealed Mg⁺⁺-implanted Ga₂O₃.




Fig. 2. Secondary ion mass spectroscopy depth profiles of Mg showing significant diffusion upon thermal annealing.




Fig. 3. Flat *C*-*V* profiles of fully-compensated epilayers annealed at 900 and 1000°C as a result of Mg diffusion and activation as acceptors.