

時代の流れと OSAT(Outsource Assembly and Test)の注力事業 Focused technologies in near future from OSAT view point

勝又章夫¹, 高島晃¹, 澤田和宏¹, 住原英樹¹, 伊藤則夫¹,

Akio Katsumata¹, Akira Takashima¹, Kazuhiro Sawada¹, Hideki Sumihara¹, and Norio Ito¹

¹J-DEVICES Corporation, Yokohama, Japan,

E-mail:akio.katsumata@j-devices.co.jp

Abstract

This paper explains indispensable “Key Words” to talk about future and J-DEVICES’ approach.

(Keywords: High speed communication and Distributed processing for big data of IoT and Energy conversion efficiency)

Introduction

From relative stock valuation view point of 15 years cycle of electrical industry, 2017 is turning point to create the next application which will be formed in next 15 years. High speed communication, Distributed processing for big data and Energy conversion efficiency will be new key words to talk about next applications.

High speed communication like 5G and WiGig will move in millimeter wave domain. To decrease “Insertion loss” of wiring of semiconductor package at high frequency will be new challenge.

The distributed processing of “Smart Edge Devices”, “Smartphone” & “Cloud Computer” will become mainstream. “Smart Edge Devices” will be big biz opportunity and down sizing of module will be continuous challenge.

Energy conversion efficiency consists of to reduce Conduction Loss and Switching Loss. Reduce Resistance and Inductance of semiconductor packaging will realize better Energy conversion efficiency of power devices.

Some OSATs and PCB companies are focusing on Embedded die in substrate technology. This paper explains the purpose of developing Embedded die in substrate technology and necessity of this technology for next application which will be formed in next 15 years.

Conclusion

The demand of Embedded Die in substrate technology like J-DEVICES’ PLP will increase to satisfy the requirements from High speed communication, Distributed processing and Energy conversion efficiency.

Acknowledgments

The authors gratefully acknowledge the contributions of Mitsuru Oida, Fumihiko Taniguchi, Yuji Matsu, Atsuhiko Uratsuji for their developed PLP technology.

References

- [1] <http://news.panasonic.com/jp/topics/142678.html>
- [2] Takahashi, T, et al., "Present and Future of Panel Level Package (PLP) technology ", Mate, 2015, p. 335–338
- [3] Mitsuru, O, et al., "Advanced Packaging Technologies supporting new semiconductor application", IEEE CPMT, 2016, p125-128