Current Aperture Vertical Ga₂O₃ MOSFETs with N-Ion-Implanted Current Blocking Layer

National Institute of Information and Communications Technology¹, Tamura Corporation²,

Tokyo University of Agriculture and Technology³

[°]Man Hoi Wong¹, Ken Goto^{2,3}, Akito Kuramata², Shigenobu Yamakoshi², Hisashi Murakami³,

Yoshinao Kumagai³, Masataka Higashiwaki¹

E-mail: mhwong@nict.go.jp

Vertical power transistors are preferred over their lateral counterparts since chip area utilization is more efficient and device operation is insensitive to surface effects. A current aperture vertical Ga₂O₃ metal-oxidesemiconductor field-effect transistor (MOSFET) was previously demonstrated, wherein the source was isolated from the drain by an Mg-doped current blocking layer (CBL) except at an aperture opening through which drain current (I_{DS}) was conducted [1]. In this work, an N-doped CBL was adopted for FET fabrication in light of its higher thermal stability and larger blocking voltage than with Mg doping [2].

The vertical β -Ga₂O₃ MOSFET (Fig. 1) consisted of a 6-µm-thick Si-doped (3×10¹⁶ cm⁻³) n-Ga₂O₃ drift layer grown by halide vapor phase epitaxy (HVPE) on an n^+ -Ga₂O₃ (001) substrate [3]. The buried CBL was formed by N-ion (N^{++}) implantation doping. To recover implantation damage and activate N as a deep acceptor, thermal annealing was performed at 1100°C for 30 min in N2. Contrary to the case for Mg, annealing temperatures above 1000°C can be employed for N to enhance implant activation without causing significant dopant diffusion [2]. Subsequent Si-ion (Si⁺) implantations defined the electron channel and n^+ source contacts. A 50-nm-thick Al₂O₃ gate dielectric was then formed by plasma-assisted atomic layer deposition. Ti/Au and Ti/Pt/Au were used for the ohmic and gate electrodes, respectively. Device fabrication was completed with deposition of Ti/Au source probing pads on Al₂O₃ for low pad leakage.

The resistivity of the CBL was characterized using vertical two-terminal test structures. A leakage current of 1 mA/cm², which corresponded to typical on/off current ratios of 10⁵-10⁶, was registered at biases of 10-40 V (Fig. 2). The nonlinear current-voltage characteristics attested to the formation of an electron barrier across the N^{++} -implanted CBL. Carrier depth profiling by capacitance-voltage measurements in regions without a CBL revealed full Si activation in the channel; however, a very low IDS of ~100 mA/cm² was measured in a MOSFET with a gate-CBL overlap (L_{go}) of 5 µm despite a large aperture opening (L_{ap}) of 25 µm (Fig. 3), which unequivocally pointed to a resistive channel above the CBL. The loss of carriers, which could be ascribed to remnant compensating defects from N⁺⁺ implantation, the N profile being shallower than expected, and/or depletion by an electrostatic potential at the channel/CBL junction, will be addressed in subsequent work.

This work was partially supported by Council for Science, Technology and Innovation (CSTI), Crossministerial Strategic Innovation Promotion Program (SIP), "Next-generation power electronics" (funding agency: NEDO).

[1] M. H. Wong et al., IEEE Device Research Conf. 2017, III-B.-6. [2] M. H. Wong et al., Electron. Mater. Conf. 2017, A3. [3] H. Murakami et al., Appl. Phys. Express 8, 015503 (2015).









Fig. 3. DC I_{DS} - V_{DS} characteristics of the vertical Ga2O3 MOSFET.