## Toward high modulation efficiency of III-V/Si hybrid MOS optical phase shifter by equivalent oxide thickness scaling

## °Qiang Li<sup>1</sup>, Jae-Hoon Han<sup>1</sup>, Tsung-En Lee<sup>1</sup>, Shinichi Takagi<sup>1</sup>, Mitsuru Takenaka<sup>1</sup> (1.Univ. Tokyo) E-mail: liqiang@mosfet.t.u-tokyo.ac.jp

[Introduction] A high modulation efficiency is desirable for both optical modulators and optical switches which are fundamental building blocks for optical interconnection systems. By integrating III-V materials on a Si waveguide to form a III-V/Si hybrid metal-oxide-semiconductor (MOS) capacitor via wafer-bonding technology, efficient and low-loss optical phase modulation has been achieved and can be utilized for optical modulating and switching applications [1, 2]. Figure 1(a) shows a schematic of a III-V/Si hybrid MOS optical phase shifter. Driven by a positive gate voltage, electrons are accumulated on the III-V MOS interface, modulating the optical phase. The modulation efficiency  $V_{\pi}L$  of a III-V/Si hybrid MOS capacitor is proportional to the oxide capacitance which is determined by the equivalent oxide thickness (EOT). By scaling the EOT to below 5 nm, a  $V_{\pi}L$  smaller than 0.05 Vcm is expected. In our previous study, it was found that by introducing HfO<sub>2</sub> into the Al<sub>2</sub>O<sub>3</sub> bonding interface, the void generation during wafer-bonding process was effectively suppressed. Moreover, the high k value of HfO<sub>2</sub> is beneficial for efficient EOT scaling. In this study, we presented a III-V/Si hybrid MOS capacitor with a thin capacitance equivalent thickness (CET) as small as 3.5 nm by employing HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> stack for wafer bonding to enhance the modulation efficiency of the III-V/Si hybrid MOS optical phase shifter.

[Device structure] Figure 1(b) shows a schematic of a wafer-bonded III-V/Si hybrid MOS capacitor. An Al<sub>2</sub>O<sub>3</sub> layer was deposited on a III-V wafer, while a HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> stack was deposited on a Si wafer. Then, the III-V and Si wafers were bonded together. After wafer-bonding, the InP substrate and etch-stop layers in the III-V wafer were removed by chemical etching. Finally, electrodes were



Fig. 1 (a) A schematic of the III-V/Si hybrid MOS optical phase shifter and (b) a schematic of III-V/Si hybrid MOS capacitor.

evaporated on the III-V and Si wafers.

[Result and Discussion] Figure 2(a) shows the capacitance-voltage (CV) characteristic of the wafer-bonded III-V/Si MOS capacitor. In this sample, 2.6-nm-thick HfO<sub>2</sub> and 2.4-nm-thick Al<sub>2</sub>O<sub>3</sub> were used for wafer bonding. A small CET of 3.5 nm was successfully achieved. Figure 2(b) shows the simulated performance of a III-V/Si hybrid MOS optical phase shifter with a 3.5-nm-thick CET. A low  $V_{\pi}L$  of 0.029 Vcm with a small absorption loss of 0.21 dB at  $\pi$  phase shift was predicted. As a result, we have successfully achieved the CET scaling for high-efficiency III-V/Si hybrid MOS optical phase shifter.

[ Acknowledgment ] This work was partly commissioned by the New Energy and Industrial Technology Development Organization (NEDO).

- J.-H., Han, F. Boeuf, J. Fujikata, S. Takahashi, S. Takagi, and M. Takenaka, Nat. Photon., vol. 11, no. 8, pp. 486–490, Jul. 2017.
- [2] Q. Li, J.-H., Han, C.P. Ho, S. Takagi, and M. Takenaka, Opt. Express, vol. 26, no. 26, pp. 335003-335012, Dec. 2018.
- [3] J.-H., Han, M. Takenaka, and S. Takagi, Jpn. J. Appl. Phys., vol. 55, no. 4S, pp. 04EC06, Mar. 2016.



Fig. 2 (a) C-V characteristics of wafer-bonded III-V/Si hybrid MOS capacitor and (b) performance of III-V/Si hybrid MOS optical phase shifter with a 3.5-nm EOT.