# Impact of metal gate electrodes on electrical properties of Y2O3/Si0.78Ge0.22 gate stacks

<sup>0</sup> T. Lee, M. Takenaka, and S. Takagi

# The University of Tokyo, Faculty of Engineering

**E-mail:** leete@mosfet.t.u-tokyo.ac.jp

### 1. Introduction

A SiGe MOSFET is a promising solution to realize high performance LSIs under the traditional scaling by the Moore's law. Strained SiGe grown on Si has larger hole mobility and smaller hole effective mass than Si. A strong concern on SiGe pFETs is the relatively high interface trap density (D<sub>it</sub>) at SiGe MOS interfaces, which might be attributed to the undesired GeO<sub>x</sub> formation in interfacial layers (IL)[1]. For high-k materials, Y2O3-based materials are promising for superior SiGe MOS interfaces [2]. We have found that increasing post metal annealing (PMA) temperature is beneficial to improve the interface properties of SiGe with the  $TiN/Y_2O_3$  gate stack [3]. The TiN gate with PMA at 450°C can yield superior interface properties between  $Y_2O_3$  and SiGe. In this work, we examine the impact of different gate electrodes on MOS characteristics of the Y2O3/SiGe gate stacks with different PMA temperature. Metal gates of Al, Au, W and TiN are used for this study.

### 2. Experiment

The process flow is shown in Fig. 1. 7-nm-thick non-doped Si<sub>0.78</sub>Ge<sub>0.22</sub>/p-type Si(100) wafers were cleaned by de-ionized water, acetone and diluted HF. Subsequently, 7-nm-thick Y2O3 was deposited at 300°C by ALD using (CpMe)<sub>3</sub>Y and H<sub>2</sub>O. Then, 40nm-thick TiN or W gate electrodes were deposited by metal sputtering, followed by 100-nm-thick Al gate contact. For comparison, 100-nm-thick Al or Au gate were also deposited by thermal electrodes evaporation. The metal gate of Al was patterned by NMD-3. W and TiN were patterned by APM. Au was patterned by a shadow mask. PMA was performed for 1 min at 300, 350, 400 and 450°C in  $N_2$  ambient.  $D_{it}$ was extracted by the conductance method with considerations of surface potential fluctuation.

### 3. Results and Discussion

The C-V curves of Al, Au, W and TiN/Y<sub>2</sub>O<sub>3</sub> gate stacks with PMA temperature optimized for  $D_{it}$ , which are 300, 300, 300, and 450°C, are shown in Fig 2. The large hysteresis of the Al/Y<sub>2</sub>O<sub>3</sub> stack is attributed to diffusion of Al during PMA. We have confirmed the full degradation after PMA at 350°C [3]. The large frequency dispersion in the Au/Y<sub>2</sub>O<sub>3</sub> under the accumulation condition stack may be caused by the series resistance from the back contact.

Minimum value of  $D_{it}$ , normalized  $C_{ox}$ , the hysteresis voltage and the leakage current of each metal on the Y<sub>2</sub>O<sub>3</sub> stacks are shown in Fig 3 as a function of PMA temperature. It is found that the lowest  $D_{it}$  among all the gate stacks is obtained by the TiN gate stacks with PMA at 450 °C. The higher PMA temperature reduces both the hysteresis and the leakage current for metal gate except the Al gate. Unlike Au and W,  $C_{ox}$  of TiN/Y<sub>2</sub>O<sub>3</sub> stacks reduces after PMA. This fact suggests that the composition or the thickness changes after annealing, which can contribute to the improvement in the gate stack properties.

### 4. Conclusions

We have studied the impact of metal gate electrodes on  $Y_2O_3/SiGe$  MOS interfacial properties with different PMA temperature. The TiN/ $Y_2O_3$  gate stack with PMA at 450°C has been found to provide the best gate stack properties in comparison with Al, Au and W.

## Acknowledgements

This work was supported by JST CREST Grant Number JPMJCR1332, Japan and a Grant-in-Aid for Scientific Research (17H06148) from MEXT.

#### References

[1] C.-H. Lee, et al., VLSI Symp., 2016, 36 [2] C.-T. Chang et al., IEDM, 2015, 584 [3] T.-E. Lee, et al., SISC, 2018, 212.







Fig.2: C-V curves of Al, Au, W and TiN/Y<sub>2</sub>O<sub>3</sub>/SiGe gate stacks with optimized PMA temperature.



