## Vertical Triple-Ion-Implanted $\beta$ -Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Nitrogen-Doped Current Blocker

National Institute of Information and Communications Technology<sup>1</sup>,

Tokyo University of Agriculture and Technology<sup>2</sup>, Tamura Corporation<sup>3</sup>

<sup>o</sup>Man Hoi Wong<sup>1</sup>, Ken Goto<sup>2,3</sup>, Hisashi Murakami<sup>2</sup>, Yoshinao Kumagai<sup>2</sup>, Masataka Higashiwaki<sup>1</sup>

## E-mail: mhwong@nict.go.jp

Vertical power switching devices are desirable for high-voltage applications since they allow for superior field termination, high current drives, and simplified thermal management.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (Ga<sub>2</sub>O<sub>3</sub>) is amenable to doping with both shallow donors (Si) [1] and deep acceptors (Mg, N) [2] by ion implantation with efficient dopant activation at a low thermal budget, thereby enabling device fabrication by a highly manufacturable all-ion-implanted process resembling that for SiC MOSFETs. In this work, a current aperture vertical Ga<sub>2</sub>O<sub>3</sub> MOSFET is demonstrated by integrating N-ion  $(N^{++})$  and Si-ion  $(Si^{+})$  implantation doping [3].

The depletion-mode vertical Ga<sub>2</sub>O<sub>3</sub> MOSFET consisted of a 5- $\mu$ m-thick Si-doped (2.5×10<sup>16</sup> cm<sup>-3</sup>) *n*<sup>-</sup>-Ga<sub>2</sub>O<sub>3</sub> drift layer grown by halide vapor phase epitaxy (HVPE) [4] on an  $n^+$ -Ga<sub>2</sub>O<sub>3</sub> (001) substrate (Fig. 1). A buried current blocking layer (CBL) for source–drain isolation was formed by  $N^{++}$  implantation doping. To recover implantation damage and activate N as a deep acceptor, thermal annealing was performed at 1100°C for 30 min in N<sub>2</sub> [2]. Subsequent Si<sup>+</sup> implantations defined the electron channel and  $n^{++}$  source contacts that were activated at 950°C and 800°C, respectively, for 30 min in N<sub>2</sub>. A 50-nm-thick Al<sub>2</sub>O<sub>3</sub> gate dielectric was then grown by plasma-assisted atomic layer deposition. Ti/Au and Ti/Pt/Au were used for the ohmic and gate electrodes, respectively. Device fabrication was completed with the deposition of Ti/Au source probing pads on the Al<sub>2</sub>O<sub>3</sub> for low pad leakage. The MOSFETs had an aperture opening of 20  $\mu$ m and a gate length of 2.5  $\mu$ m.

The vertical MOSFETs delivered a drain current density  $(I_D)$  of 0.42 kA/cm<sup>2</sup> (normalized to the Si channel implant area) and a corresponding specific on-resistance of 31.5 m $\Omega \cdot \text{cm}^2$  at a gate voltage ( $V_G$ ) of +5 V (Fig. 2). A high  $I_{\rm D}$  on/off ratio of over 10<sup>8</sup> was achieved, where the off-state  $I_{\rm D}$  was dominated by gate leakage. The three-terminal off-state breakdown voltage of these devices was limited by Al<sub>2</sub>O<sub>3</sub> breakdown to less than 30 V owing to the high Si doping over the aperture. Under 5- $\mu$ s gate-pulsed conditions at a quiescent gate bias ( $V_{GO}$ ) of -40 V and a constant drain bias (V<sub>D</sub>) of 20 V, the MOSFETs demonstrated potential for high speed switching operation by virtue of a large  $I_{\rm D}$  when pulsed on, yet a small positive threshold voltage shift attributable to bulk or interface electron trapping under the gate was observed (Fig. 3). With improved dielectric quality and optimized doping schemes, this work promises a disruptive impact on Ga<sub>2</sub>O<sub>3</sub>-based power electronics.

This work was partially supported by Council for Science, Technology and Innovation (CSTI), Crossministerial Strategic Innovation Promotion Program (SIP), "Next-generation power electronics" (funding agency: NEDO).

[1] K. Sasaki et al., Appl. Phys. Express 6, 086502 (2013). [2] M. H. Wong et al., Appl. Phys. Lett. 113, 102103 (2018). [3] M. H. Wong et al., IEEE Electron Device Lett. (2019), in press, doi: 10.1109/LED.2018.2884542. [4] K. Goto et al., Thin Solid Films 666, 182 (2018).



Fig. 1. Cross-sectional schematic of the vertical Ga<sub>2</sub>O<sub>3</sub> Fig. 2. DC output characteristics MOSFET. The aperture and source widths were 200 µm.

of the vertical MOSFET.

