

高温安定ノーマリーオフ動作シリコン終端 2DHG ダイヤモンド MOSFET

The Si-terminated 2DHG Diamond MOSFETs with the Normally-off operation and Wide Temperature Range Stability

早稲田大学¹, 早大材研²

○(D) 畢 特¹, 費 文茜¹, 岩瀧 雅幸¹, 森下 葵¹, 平岩 篤¹, 川原田 洋^{1,2}

Waseda Univ.¹, Kagami Memorial Research Inst. for Materials Science and Tech.²

○Te Bi¹, Wenxi Fei¹, Masayuki Iwataki¹, Aoi Morishita¹, Atsushi Hiraiwa¹, Hiroshi Kawarada^{1,2}

E-mail: bito@toki.waseda.jp

Diamond exhibits excellent electrical properties such as high thermal conductivity about $22 \text{ kW m}^{-1} \text{ K}^{-1}$, high breakdown field over 10^7 V/cm , and high bulk hole mobility of $2000 \text{ cm}^2 \text{ Vs}^{-1}$. We have developed the H-terminated (C-H) diamond MOSFETs by using the two-dimensional hole gas (2DHG) [1-2]. On the other hand, the electronegativity of Si is 0.7 Pauling unit lower than that of C, the different electronegativity (C: 2.5, Si: 1.8) C-Si dipole could more holes accumulate on the silicon termination diamond than the C-H (C: 2.5, H: 2.1) [3], the spontaneous polarization of C-Si dipole expects to induce the 2DHG which can be used as the p-channel to fabricate the MOSFETs, and the SiO_2 also is advantageous for power devices in terms of chemical stability and wide band gap. The SiO_2 can be used as the gate insulator in the diamond power devices [4]. In this work, Si-terminated (C-Si) diamond MOSFETs have been fabricated with the boron-doped p+ diamond selective growth by using the SiO_2 as the mask for source and drain formation and the gate insulator and the C-Si diamond MOSFET achieved Normally-off operations and wide temperature range stability.

High-pressure high-temperature (HPHT) Ib (001) diamond substrate has been used to fabricate the Si-terminated MOSFET (Fig.1) in this work, 260 nm SiO_2 layers were formed by utilizing TEOS-CVD, the conformation of the C-Si diamond surface was formed during the Boron-doped diamond selective growth by the MPCVD with the high temperature 727°C and hydrogen plasma (microwave output power 360W). The Ti/Pt/Au metal electrodes for source/drain and 100nm ALD Al_2O_3 layer for passivation was deposited, and the 100nm Al overlapping gate has been formed in this MOSFET. The electrical characteristics of this C-Si diamond MOSFET in the room temperature (300 K) and the high temperature (673 K) were shown in Fig.2. The obtained maximum drain current density of the C-Si diamond MOSFET (normalized by gate width 25 μm) is -118 mA/mm at $V_{\text{DS}} = -30 \text{ V}$ and $V_{\text{GS}} = -40 \text{ V}$, the maximum g_m is 2.43 mS/mm at $V_{\text{DS}} = -10 \text{ V}$, the field effect mobility (μ_{EF}) is $111 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, and the threshold voltage is $V_{\text{TH}} = -4.0 \text{ V}$ (achieving normally-off operation in the room temperature). For the high temperature operation, the maximum drain current density is increased to -125 mA/mm , μ_{EF} reaches up to $190 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and the threshold voltage still keeps the normally-off operation ($V_{\text{TH}} = -2.8 \text{ V}$). As a result, The C-Si MOSFET shows the excellent temperature stability and normally-off operation which will contribute significantly to the diamond p-FET for the complementary inverter circuits combined with GaN or SiC n-FETs.




Fig.1 (a) A sectional model of Si-terminated 2DHG diamond MOSFET (b) The optical microscope top views of the Si-terminated diamond p-MOSFET




Fig.2 (a) The $V_{\text{DS}}-I_{\text{DS}}$ and (b) The $V_{\text{GS}}-I_{\text{DS}}$ characteristics of Si-terminated 2DHG diamond MOSFET in 273k and 673k.

- [1] H. Kawarada., *Surface Science Reports* 26(7), 205-259. (1996)
- [2] M. Iwataki, H. Kawarada et al., *IEEE Electron Device Letters* 41, 1. (2020)
- [3] K. Hirama, H. Kawarada et al., *Applied Physics Letters* 92.11, p.112107. (2008)
- [4] W. Fei, T.Bi, H. Kawarada et al., *Applied Physics Letters* 116.21, p. 212103. (2020)