## n-Ge MOS 構造における異なる界面層へのキャリアトラップ特性の比較

Comparison of carrier trap characteristics in different interfacial layers of n-Ge MOS structures

<sup>O</sup>柯 夢南<sup>1</sup>, 竹中 充<sup>1</sup>, 高木 信一<sup>1</sup>

## 1. 東大院・エ

<sup>0</sup>M. Ke<sup>1</sup>, M. Takenaka<sup>1</sup>, and S. Takagi<sup>1</sup>

1. The University of Tokyo, School of Engineering

E-mail: kiramn@mosfet.t.u-tokyo.ac.jp

**Introduction** One of the key technologies for realizing Ge CMOS is the formation of gate stacks with low defect densities. (HfO<sub>2</sub>)/Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge interfaces realized by post plasma oxidation (post-PO) are promising for reducing interface states density [1, 2]. However, a remaining critical issue is the existence of a large amount of slow traps [3-5], which can be an inherent problem for Ge gate stacks. It has been reported that Y-doped GeOx interfaces and Al2O3/GeOx/Ge formed by pre plasma oxidation (pre-PO) can reduce slow trap density  $(N_{st})$  [6-8]. However, reduction in  $N_{st}$  is not sufficient yet, particularly for electrons. Thus, understanding of physical origins of the slow electron traps and the carrier trapping properties is strongly required to establish a guideline for further reduction in  $N_{st}$  and a method of the oxide reliability prediction for Ge MOS interfaces. We have proposed a new measurement to discriminate existing and generated electron slow traps [9]. It has been found that only existing slow traps are responsible in low  $E_{ox}$ , while generation of slow traps and hole trapping additionally occur in high  $E_{ox}$ . In this study, we compare the existing electron, generated electron and hole trap density of n-Ge MOS interfaces with different interfacial layers including Y<sub>2</sub>O<sub>3</sub> under electrical stress by utilizing the above technique.

**Experiments** Fig. 1 shows the process flows of fabricated MOS structures. The first and third structures have 1.5-nm-thick Al<sub>2</sub>O<sub>3</sub> only and 0.7-nm-thick  $Y_2O_3$ , 1.5-nm-thick Al<sub>2</sub>O<sub>3</sub> by ALD at 300°C, respectively, followed by ECR post-PO. The second sample has pre-PO GeO<sub>x</sub>, followed by 1.5-nm-thick Al<sub>2</sub>O<sub>3</sub> ALD at 300°C. PDA was performed for 30 min at 400 °C in N<sub>2</sub> ambient, followed by 100-nm-thick Au gate electrodes [7, 8].

Results and Discussions Fig. 2 shows the comparison of  $\Delta N_{st-total}$ ,  $\Delta N_{st-existing}$ ,  $\Delta N_{st-generated}$  (total, generated, existing electron slow traps density) and  $\Delta N_h$  (hole traps density) among the post- and pre-PO Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/n-Ge, and post-PO Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/n-Ge gate stacks, evaluated by the proposed method [9]. It is found that  $\Delta N_{st-existing}$  in high  $E_{ox}$  is almost the same, while pre-PO exhibits the lowest  $\Delta N_{st-existing}$ value in low  $E_{ox}$ , attributed to the process free from electron trap generation by post-PO. Also,  $\Delta N_{st-generated}$  is almost the same between pre- and post-PO Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge. These facts suggest that the generation of slow electron traps in high  $E_{ox}$ are determined by a common nature of pure GeO<sub>x</sub>. It is found, on the other hand, that Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge shows much lower  $\Delta N_h$  and  $\Delta N_{st-generated}$ , meaning that insertion of Y<sub>2</sub>O<sub>3</sub> and doping of Y into GeOx can be an effective way to improve the gate stack reliability in high  $E_{ox}$ . This result is consistent with the report on stabilization of GeO2 network by Y incorporation [10]. As a result, we can interpret that lower  $\Delta N_{st-total}$  of pre-PO in low  $E_{ox}$  and Al<sub>2</sub>O<sub>3</sub>/Y<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge in high  $E_{ox}$  are attributed to the suppression of existing trap generation due to pre-PO and the increased robustness against electron slow trap generation and hole traps, respectively. The present analyses also suggest that existing and generated electron slow trap/hole traps have the different physical origins.

**Conclusion** We used a new method to evaluate the densities of existing, generated electron slow trap and hole trap density for  $Al_2O_3/Y_2O_3/GeO_x/n$ -Ge MOS interfaces with post-PO and  $Al_2O_3/GeO_x/n$ -Ge MOS interfaces with post- and pre-PO. The

pre-PO and Y<sub>2</sub>O<sub>3</sub> insertion have been found to reduce existing and generated slow electron traps, respectively, contributing to the reduction in total slow trap density.

Acknowledgement This work was partly supported by a Grantin-Aid for Scientific Research (17H06148) from the Ministry of Education, Culture, Sports, Science, Technology in Japan and JST-CREST, Grant Number JPMJCR1332, Casio Science Promotion Foundation and Hirose International Scholarship Foundation, Japan. **References** [1] R. Zhang et al., APL 98 (2011) 112902 [2] R. Zhang et al., TED 60 (2013) 927 [3] R. Zhang et al., IEDM (2011), 642 [4] J. Franco et al., IEDM (2013) 397 [5] G. Groesenken et al., IEDM (2014) 828 [6] C. Lu et al., JAP 116 (2014) 174103 [7] M. Ke et al., MEE 178 (2017), 132 [8] M. Ke et al., ESSDERC (2017) 296 [9] M. Ke et al., IEDM (2018) 791 [10] C. Lu et al., IEDM (2015) 370



Fig. 1: Process flow and structures for and  $Al_2O_3/GeO_x/Ge$  with post-PO,  $Al_2O_3/GeO_x/Ge$  with pre-PO and  $Al_2O_3/Y_2O_3/GeO_x/Ge$  with post-PO MOS interfaces.



Fig. 2: Comparison of the density of (a) total electron slow traps, (b) existing electron slow traps, (c) generated electron slow traps and (d) hole traps in  $Al_2O_3/GeO_3/Ge$ ,  $Al_2O_3/Y_2O_3/GeO_3/Ge$  gate stacks with post-PO and  $Al_2O_3/GeO_3/Ge$  gate stacks with pre-PO.