

Top-gate monolayer MoS₂ MOSFETs with ZrO₂ gate dielectrics formed by low temperature ALD

AIST¹, TMU² °W. H. Chang¹, N. Okada¹, M. Horikawa¹, T. Endo², Y. Miyata², T. Irisawa¹

E-mail: wh-chang@aist.go.jp

1. Introduction

MoS₂, a well-known TMDC channel material shows great potential in low-power-consumption device field. To fulfill the requirement of very-large-scale-integration (VLSI) applications, fabricating high performance top gate MoS₂ MOSFETs using chemical vapor deposition (CVD) grown MoS₂ with high quality gate dielectric is indispensable. Recently, we have reported uniform deposition of ZrO₂ on CVD-grown MoS₂ by plasma enhanced ALD (PEALD) [1]. Although high oxidation efficiency of PEALD promotes uniform layer deposition, the degradation of interfacial quality owing to MoS₂ oxidation was addressed.

In this study, uniform deposition of ZrO₂ as gate dielectrics on CVD-grown MoS₂ were obtained through ALD even at low deposition temperature at 150 °C, leading to significantly suppressed interfacial oxidation [2]. The device performance of top gate monolayer (1L) MoS₂ MOSFETs has also been demonstrated.

2. Experimental procedure

The detailed process flow for fabricating 1L MoS₂ top gate MOSFETs is shown Fig 1(a). The schematic cross-section and top view of optical microscope photograph of MoS₂ devices are shown in Fig. 1(b) and 1(c), respectively. Salt-assisted CVD was used to synthesize MoS₂ directly on SiO₂/Si substrates using MoO₃ and sulfur powder. KBr was used as a growth promoter, as described previously [3]. ZrO₂ gate dielectrics were deposited at 150 °C through ALD using TEMAZ and H₂O as precursors, which denotes as LT-ALD afterwards. MoS₂ samples deposited with PEALD ZrO₂ gate dielectrics at 300 °C [1] were also prepared for comparison, which denotes as HT-PEALD afterwards.




Fig. 1 (a) Process flow for fabricating MoS₂ top gate MOSFETs, (b) schematic cross-section and (c) top view of optical microscope photograph of the fabricated devices.

3. Results and discussion

Fig. 2 shows Mo 3d XPS spectra extracted from 2 nm thick ZrO₂ on bulk MoS₂, which was mechanically exfoliated from MoS₂ flakes. The spectrum extracted from pristine MoS₂ flakes is also shown for comparison. The Mo 3d spectra for pristine and LT-ALD samples show almost identical features with three distinct peaks, which are attributed to the MoS₂ states. This indicates that the ZrO₂ deposition on MoS₂ at 150 °C mainly results from physical absorption instead of chemical reaction between ZrO₂ and MoS₂. On the other hand, additional states corresponding to MoO₃ were observed in HT-PEALD samples, suggesting the formation of Mo oxide interfacial layer owing to high oxidation efficiency of HT PEALD. Fig. 3 shows the I_D-V_G characteristics of 5μm-gate-length 1L MoS₂ MOSFETs under top gate operation. Normal nMOSFETs operation behavior was clearly observed with a high on-off ratio of 10⁷. Low subthreshold swing of ~90 mV/decade also indicates the benefit of suppressed interfacial oxidation, which leads to low damaged MoS₂ channel.




Fig. 2 Mo 3d XPS spectra extracted from HT-PEALD ZrO₂/MoS₂, LT-ALD ZrO₂/MoS₂ and pristine MoS₂, respectively

Fig. 3 I_D-V_G characteristics of 5μm-gate-length 1L MoS₂ MOSFETs under top gate operation

4. Conclusion

1L MoS₂ top gate MOSFETs using ALD ZrO₂ gate dielectrics has been demonstrated with VLSI-compatible gate stack formation processes. Low ALD deposition temperature promotes physical adsorption, leading to significantly suppressed surface oxidation and less damaged MoS₂ channel. low thermal budget process is beneficial for ultrathin MoS₂ channel.

Acknowledgment

This work is supported by JST CREST, Grant Numbers JPMJCR16F3, Japan.

Reference

- [1] W. H. Chang et al., *Silicon nano workshop* 91 (2019). [2] W. H. Chang et al., *JJAP* in press. [3] K. Kojima et al., *Nanoscale* 11, 12798 (2019).