A 1024 bit N-Channel MOS high speed RAM

J.Mogi,K.Miyasaka,S.Enomoto FUJITSU LIMITED 1015 Kamikodanaka Kawasaki JAPAN

In reCent years, MOS Large Scale dynamic Read/Write memories became available to applied to Main Frame Memory Systems. Technology of MOS dynamic Read/Write memory used in the above field has been steadily improved in regard to the access time and bit density.

A 1024 bit MOS dynamic Read/Write memory (MB8201) with access times of less than 80n5 has been designed and completed. Table 1 shows prin-

-59 -

cipal characteristics of the MB8201. Logical "1" levels of address and clock terminals are only 10.4V(min.) with respect to  $V_{GS}$  terminal, while those of many other cases of MOS dynamic RAM are 16 - 20V. Fig 1,2 show operation immunity to clock levels and power supply voltages. High speed (t<sub>access</sub>≤80nS) has been achieved with several considerations. One of them is to use N-Channel Al Gate MOS technology with fine pattern photoprocess instead of Si-Gate MOS technology. Although Si-Gate technology is suitable for increasing integration density, it is not for high speed devices, because the resistance of Poly-Si layer gives a considerable effect in comparison with that of Al or other metals. The other one is to use Modified Bootstrap circuits for decoding and driving circuits as follows. In Fig 3(a), when  $\mathcal{P}_4$  is active,  $C_2$  is charged up to high level and  $\mathbb{Q}_2$  turns "ON". As  $\mathscr{O}_A$ goes low, however, the charge stored on C2 can not leak out and Q2 is kept "ON". By making  $\emptyset_R$  high,  $C_1$   $C_2$  are charged gradually through Q2 so that Vout rises and the gate potential of Q2 is raised simultaneously.







With this operation scheme, interrelation  $C_1, C_2$  and  $C_3$  were set to obtain sufficient gate level of 2, Vout would be nearly equal to  $V_{\mathcal{B}}$ . Without large  $B(=U \cdot e_{ox} \cdot u/L \cdot t_{ox})$ of  $\hat{v}_2$ , the transient response of  $v_{out}$  for  $\phi_B$ will not be so fast in this case.

Modified Bootstrap circuit (with additional  $C_1$  between gate and drain of the  $Q_2$ , used in MB8201), shown in Fig 3(b), will be able not Fig 3 Roctstrap circuit only to raise up the gate potential of 0, but also to gets faster transient response of  $V_{out}$  for  $\phi_B$ . Because, gate potential of the  $\Omega_P$  is raised

directly by  $V_{\not { {\cal C} {\cal B}}}$  and conductance (gm) of the Q2 turns to maximum value quickly.

Vout transient response of both usual and modified Bootstrap circuits are calculated approximately as follows.

For usual Bootstrap circuit

$$V_{\text{out}}(t) = \frac{V_{\text{eff}}}{\Lambda(1-C_R)} - \frac{2C_0 V_{\text{eff}}}{B_{\text{eff}} t V_{\text{eff}}(1-C_R)^2 + 2\Lambda(1-C_R)C_0}$$

For modified Bootstrap circuit

$$v_{out}(t) = v_{eff} + c_R v_D - \frac{2c_3(v_{eff} + c_R v_D)}{B_{eff}t(v_{eff} + c_R v_D) + 2c_3}$$
  
where  
$$v_{eff} = v_D - v_P Q1eff - v_P Q2eff$$
  
A; constant value  
$$c_0 = c_1(c_R - 1) + c_3$$
  
$$c_R = c_1/(c_1 + c_2)$$

The results of numerical calculation of these expression are shown in Fig 4 and observed wave forms under same condition are shown in Fig 5.

This device can be packaged in a ceramic hermetically sealed type of either DIP-24 pin or QIT-24 pin packages as shown in Fig 6.







10 20 30 40 t(nS) Fig 4 calculated waveform



Fig 5 observed waveform



Fig 6 The MB8201