Digest of Tech. Papers The 7th Conf. on Solid State Devices, Tokyo, Sep. 1975

A-6-2

Short Channel, Low Noise UHF MOSFET's Utilizing Molybdenum-Gate

Masked Ion-Implantation

T.OKABE, S.OCHI, H.KURONO and J.KAGAMI

Central Research Laboratory, Hitachi Ltd.

## Kokubunji, Tokyo

In recent years, high frequency and low noise MOSFET's are required for the linear amplifiers and TV tuners due to their excellent cross modulation characteristics.

This paper describes the application of ion-implantation to the very short channel FET's and reduction of the high frequency noise using Mo as a gate material.

In the case of small signal operations at high frequency range, the parasitics such as distributed gate resistance or source resistance act as noise sources. The high frequency noise figure of a MOSFET in saturation resion is approximately expressed as follows.

 $F \simeq F_i + \frac{1}{G_5} \left[ \left| y_{11} + y_5 \right|^2 R_g + \left( \left| y_{11} + y_5 \right|^2 + \left| y_{11} \right|^2 \right) R_5 \right]$ (1) where  $F_i$  is the noise figure of an intrinsic FET and  $y_{11}, y_s$  are respectively input and generator

admittances. G<sub>s</sub>, R<sub>g</sub> and R<sub>s</sub> are generator conductance, gate resistance and source resistance. Equation (1) shows that to accomplish low noise figure, minimization of F<sub>i</sub> and reduction of R<sub>g</sub> and R<sub>s</sub> are necessary. The value of F<sub>i</sub> can be minimized by shortennig the channel length, therefore for sufficiently short channels the last two terms become dominant.

The gate masked ion-implantation method<sup>1)</sup> is useful for the short channel FET because of its high punch-through voltage and small overlap capacitance. On the contrary, implanted layer acts as an extrinsic source resistance and this resistance can be decreased with increasing annealing temperature. In addition to the source resistance, the width of the gate stripe must be as small as the channel length, hence distributed gate resistance arises. The poly-Si film is good for high temperature annealing but its sheet resistance is rather high. On the contrary, the Mo film is superior for its low resistivity and high melting point.

To confirm this idea, n-channel devices with dual-gate structure were fabricated on 3-5  $\alpha$ cm p-type (100) Si substrates. Conventional methods were used for source, drain contact diffusion and gate oxidation. The Mo film was deposited by RF sputtering on an 0.06 micron-thick gate-oxide and chemically etched into 2-micron gate stripes by high resolution photolithographic techniques. Source and drain shallow layers were formed by 5 x 10<sup>14</sup> phosphorus ions/cm<sup>2</sup> implantation at 100 KeV through gate-oxide, then annealed at 900 °C for 20 min. in N<sub>2</sub> followed with 400 °C, 1 hr annealing in H<sub>2</sub> which reduces surface-states generated during high temperature annealig.

Figure 1 shows the schematic cross section (upper) and its microsection (lower) of the n-channel device where the implanted regions extend the diffused contact regions and are automatically resistered with respect to the gates.

Figure 2 shows the noise figure as a function of gate-oxide thickness measured at 800 MHz.

-61-

In this figure, the variation of noise figure is slight and the optimum value of the gate-oxide thickness is between 0.05 and 0.07 microns.

Figure 3 shows the noise figure measured at 800 MHz as a function of the channel length, together with theoretical calculation. In this figure, the experimental data of the noise figure agreed with the theoretical predictions except the shorter channel region below 1 micron. In this very short channel region, the noise figure increases with decreasing the channel length and this effect is attributed to the punch-through current which increases significantly with decreasing the channel length.

Throughout these experiments, the lowest noise figure, ever reported, of 2.4 dB with 20 dB power gain was achieved and the cross modulation of the FET-tuner improved over 10 dB than that of a bipolar transistor.

Reference

 BOWER R.W. et al ; IEEE Trans. on ED, ED-15,NO.10,pp757-761,Oct.(1968)







Fig. 1 Schematic cross section and its microsection of the n-channel device made by implantation.





-62-