Digest of Tech. Papers The 7th Conf. on Solid State Devices, Tokyo, Sep. 1975

E-2-1 Physical and Technological Limits in Size of Semiconductor Devices

### Takuo Sugano

Department of Electronic Engineering, the University of Tokyo 3-1, Hongo 7chome, Bunkyo-ku, Tokyo 113

Limits in size of bipolar and MOS field effect transistors, which are commonly used in integrated circuits, will be briefly discussed from physical and technological viewpoints. Discussion from economical viewpoints will be not included.

Principal Physical Limits

## (1) Edge Uncertainty (1)

In lithography edge uncertainty of the order of the wave length should be assumed. This can be understood as diffraction phenomenon and also from Heisenberg's uncertainty priciple, which gives the uncertainty in location  $\triangle L$ ,

 $\Delta$  L 2  $\frac{\lambda}{2}$  (1) Equation (1) means that the uncertainty in location for visible light is about 0.5 mm, which has been attained experimentally. The uncertainty for electron beam accelerated by  $10^2$  -  $10^3$  volt is  $10^{-1}$  -  $10^{-2}$  nm. With heavy ion beam extremely small uncertainty can be obtained.

# (2) Fluctuations of Dopants Numbers (1)

The statistical fluctuations of dopants numbers are unavoidable and become large when the size of a particular region in a semiconductor is small and the number of doping atoms is small. Let  $N_{\circ}$  be the mean number of impurities per cubic element,  $\mathcal E$  be the maximum allowed fractional deviation from the mean, the fraction of cubes S in which  $\mathcal E$  is exceeded may be obtained from

 $S = 1 - \frac{2}{\sqrt{2\pi}} \int_{0}^{\epsilon} e^{-\frac{y^{2}}{2}} dy \qquad (2) \qquad \text{where } y = (N - N_{0})/\sigma \text{ and } \sigma = \text{standard deviation} = N_{0}^{1/2} \qquad \text{Results of calculation show that even if } 10 \% \text{ tolerance}$  allowed, failure rate S is 2 × 10<sup>-3</sup> for N = 10<sup>3</sup> and less than 10<sup>-8</sup> for N = 10<sup>4</sup>.

## (3) Saturation of Drift Velocity of Carriers

Saturation of drift velocity of carriers limits the maximum current density. Assuming the saturation velocity as  $10^7$  cm/sec, the maximum current density in silicon can be calculated as  $10^3$  A/cm² -  $10^6$  A/cm² for  $10^{15}$ /cm³ -  $10^{18}$ /cm³ of carrier concentration. The transfer conductance of bipolar transistors are proportional to the collector current  $I_c$ , that is,  $\frac{qI_c}{k_BT}$  To get the transfer conductance of 1 mU the collector current of 25  $\mu$ A and therefore the collector crosssection of 2.5  $\mu$ m² is required. The transfer conductance of MOSFETs is largely determined by geometrical factor and the gate voltage and not by the drain current. However the drain current  $I_D$  is given by  $I_D = qv_{ds}$ nw where  $v_{ds}$  is the saturation velocity of carriers in the channel, n is the carrier density per unit

Digest of Tech. Papers The 7th Conf. on Solid State Devices, Tokyo, Sep. 1975 channel area, and w is the channel width. n is limited by the breakdown field strength in  ${\rm SiO}_2$  and less than  $10^{12}/{\rm cm}^2$ . Again assuming  ${\rm v_{ds}}$  is  $10^7$  cm/sec, the minimum channel width for the drain current of 1  $\mu{\rm A}$  is of the order of  $10^{-2}$   $\mu{\rm m}$ .

Principal Technological Limits

(1) Scattering of Beam in the Resist (1)

The beam spread can be assumed to be comparable to about half the penetration range, that is, the thickness of the resist film. The thinnest possible layer is several molecules thick and would be 25  $\overset{\circ}{A}$  thick. Therefore technological limit of edge uncertainty is determined by thickness of resist and of the order of 20  $\overset{\circ}{A}$ . (2) Device Characteristics

It is recognized that the practical limitations of size of MOSFETs is gate oxide breakdown and drain-source punch through. (2)

The minimum oxide thickness gives the maximum substrate doping concentration and also the minimum channel length to avoid the punch through phenomenon. The minimum oxide thickness should be thicker than 50  $\mathring{\rm A}$  to avoid tunneling of carriers through the oxide and this gives 0.2  $\mu m$  for the minimum channel length. However the punch through phenomenon can be avoided by using lightly doped drain region. Of course appropriate scaling for depth of source and drain junctions should be done. (3)

In bipolar transistors the minimum base region thickness is determined by punch through. (4) The thickness is essentially important for high speed operation of the devices, however from view points of packing density the substrates are sufficient-ly thick, so the thickness limitation is rather out of interest.

Size limit due to edge uncertainty and effect of beam scattering in lithography is far beyond the present technology limit. The most serious, essential limit is given by the statistical fluctuation of dopants numbers.

Saturation of drift velocity gives the limit for cross-sectional area of bipolar devices.

#### References

- J. T. Wallmark: Fundamental Physical Limitations in Integrated Electronic Circuits. Solid State Devices 1974. Institute of Physics Conference Series No. 25, London and Bristol
- (2) B. Hoeneisen and C. A. Mead: Solid State Electronics, vol. 15, No. 8, p. 819
  Aug. 1972
- (3) R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous and X. R. Le Blanc: IEEE Journal of Solid State Circuits, vol. SC-9, No. 5, p. 256, Oct. 1974
- (4) B. Hoeneisen and C. A. Mead: Solid State Electronics, vol. 15, No. 9, p. 891 Sept. 192
- (5) R. W. Keyes: Proc. IEEE, vol 63, No. 5, p. 740, May 1975