

A-3-1
(INVITED)

Future Trend of Static Induction Transistor and
Its Application for Integrated Circuits

Jun-ichi Nishizawa

Research Institute of Electrical Communication, Tohoku University
Katahira 2-1-1, Sendai, Japan

Static Induction Transistor¹ has already realized in the form of low distortion audio transistor, of high power transistor of about 2KW d.c. with the α -cut off frequency of about 7MHz, and of EHF transistor of about 3.7W a.c. at 2GHz. And, also, the applications into the thyristor structure and into the integrated circuit seems promising.

The similar structure of parallel electrodes with multichannel which is analogous to the vacuum tube triode, exactly light house tube triode, was proposed by Watanabe et al.² in 1950 and the space charge conduction laws in diode lead³ also in 1950, both followed by W.Shockley⁴ in 1952 of cylindrical structure⁵, however, any person has not yet succeeded to realize triode character reproducibly. Only Zuleeg⁶ succeeded to realize similar character which based on punch through in bipolar transistor which was unexpectedly realized by the surface diffusion in the preparation of analogous transistor to vacuum tube triode, which was also followed by Teszner⁷. Moreover, their "analog transistors" were published to show space charge conduction law. The SIT which is exactly analogous structure to vacuum tube triode shows exponential character followed by the effect of negative feed back and the series resistance¹, however, restricted to keep the series channel resistance as small as $g_m \cdot r_s < 1$.

Then we now have three types of transistors, the first one is usual bipolar (BPT), the second is, so have called, FET and the third is this SIT, which shows FET like characteristic about gate and BPT like injection characteristics about drain current. Therefore, the SIT summarized best point from both transistors ; BPT & FET. Moreover, it has been clarified that the magnitude of the channel resistance divide the characteristics into FET and SIT¹. Then the SIT corresponds to the extreme case of the FET with very small channel resistance, which is enough to expect the small time constant between gate and source which is equivalent to the fact that the cut-off frequency is the highest and the noise is the least compared to those of the FET & the BPT, as well as high transconductance and low output impedance caused from the small negative feed-back action.

About the structure of the gate, as same as FET, it can be very very highly doped, which is restricted not to reduce the injection ratio γ in the case of the BPT. Therefore the gate series resistance, corresponding to the base resistance in BPT, can be very low which permit to prepare very large area and very long length.

In SIT and FET, the MOS structure can be extremely low resistance along the gate, moreover, multi-channel structure make it easier to prepare large area devices, cooperating with overwhelmingly small capacitance between gate and channel compared with that between base and emitter in BPT.

As a whole, the figure of merit is nearly the same about the item of between gate and drain, and about the structure of the gate, the FET & SIT are much superior compared with BPT. And about the structure between gate & source (base & emitter), SIT is extremely superior compared with BPT and better even with FET.

Then the SIT is expected to be the most powerful devices even in EHF region. Small gate (base) resistance and high input impedance makes possible to realize large area devices. Figure 1 shows the top-viewed pattern of the actual SIT, which can generate several Watts at 2GHz. Source is n-type, gate is p-type and both are diffused from the surface with mask technology.

Another interesting feature of SIT is that the flowing current from source to drain is squeezed by the backward bias of gate electrodes, therefore, the area ratio of source to that of drain can be small, which should be larger than 1 in usual BPT.

This is also very convenient properties for high frequency application, because the stray capacitance can be decreased by the introduction of mesa structure for the drain. And moreover, the integration of SIT into integrated circuit seems also very convenient by the same reason, which helps to fasten the operating speed, in addition to the very small time constant of operation which depends on the products $C_{gs} \cdot r_s$ (where r_s represents series channel resistance).

Energy of operation of SIT logic (SIL), including MOSSIL, is expected to be very small, because the point of operation is not after the saturation but only over noise level. Moreover, the differential resistance at the operating point is low which is helpful to have high speed, in the same time it has disadvantages not to show saturated mode of operation. However, it can be calculated $W \cdot \Delta t$ is 6×10^{-3} times smaller compared with bipolar logic when it is assumed construct $I^2 L$.

1. J.Nishizawa et al: IEEE Trans. on E.D., ED-22 (1975) pp.185-197.
2. Y.Watanabe et al: Japanese Patent issued No.2050 68; No. of Publication 28-6077, Fig.15(1950,Nov).
3. Y.Watanabe et al: Conventional Record of Joint Meeting of JIEE, JIEC and JIEI 1951, No.3.33; Theory of Matter (in Japanese) No.41 (1951)pp.66-100.
4. W.Shockley and R.C.Prime: Phys. Rev., 90 (1953) pp.753-758; G.C.Dacey: Phys. Rev., 90 (1953) pp.759-763.
5. W.Shockley: Proc. IRE 40 (1952) pp.1289-1313; U.S. Patent issued No.279-0037.
6. R.Zuleeg: Solid State Electronics, 10 (1967) pp.449-460; R.Zuleeg and K.Lehovec: Solid State Electronics, 13 (1970) pp.1415.
7. S.Teszner and R.Gicquel: Proc. IEEE, 52 (1964) pp.1502-1513; S.Teszner: IEEE Trans. on E.D., ED-19 (1972) pp.355-364.




Fig. 1