A-3-2 (INVITED) DSA MOS transistor and its Integrated Circuit

Yutaka Hayashi, Toshihiro Sekigawa and Yasuo Tarui*

Electrotechnical Laboratory


5-4-1 Mukodai, Tanashi, Tokyo 188, JAPAN

In 1969, superiority of the MOS transistor in the frequency region as implied in Einstein's relation was demonstrated by experimental devices (1)(2) with a short channel made by double diffusion technology and with reduced feed back capacitance by V-shaped groove structure(fig.1(a)) or by stepped gate oxide(fig.1(b)). Since then, many researchers have developed various version of transistors and IC's as shown in table 1.

As one of characteristic features confirmed by the authors in table 1, DSA MOS transistors have a smaller input capacitance for a given current driving capability and are capable to realize faster speed in LSI than other MOS devices, but it is still useful to reduce gate electrode length or source to drain distance $L_{\rm DS}$ for high speed with low power dissipation. In conventional MOS transistors, reduction of channel length causes uncontrolability of device parameters such as $V_{\rm th}$ of conventional MOS transistor changes apprechablly for the $L_{\rm DS}$ of 4 μ as shown in fig.2, but $V_{\rm th}$ of a DSA MOS transistor stays nearly constant down to $L_{\rm DS}$ of 1 μ , resulting loose photoetching tolerance to realize designed device parameters. DSA MOS transistors with source to drain distance of the order of 1000 Å will be further realized by applying modified scaling concept with advantage of using thicker gate oxide than that of conventional MOS transistors.

In near future, dynamic and static 4 K DSA MOS RAMS will be announced with access time of 50 ns or faster. DSA MOS transistors also have no obstacle to realize a high speed microprocessor with cycle time of the order of 100 ns and also a power MOS device operating at 10 GH_z by a present day fabrication technology.


Fig. 1 Various types of DSA MOST's



П	70	h	10	T

Performance or Obtained results			
Proposal of a DSA MOST as a high speed sub- μ channel device with high drain avalanche break down voltage and no punch through effect. experimental devices (fig.1(a),1(c)); f ₁ =6.8GH _z	Author, Journal or Conference, Year [1] Y. Tarui et al. lst this conference 4-1, 1969		
π planar type with stepped gate oxide(fig.1(b)) ll dB at 1GH on resistance design by E/D concept. DSA lateral bipolar transistor.	;[2] Y. Tarui et al. 4th Microelectronics Congress in Munch, 1970		
DSA-ED-MOS-IC; t =1.2ns & t .p=2.4pJ or t .p : p=0.24pJ	[3] Y. Tarui et al. 2nd this conference 6-2 and IEDM17.2, 1970		
D MOST fig.1(d); $f_{max} = 10GH_z$, NF=4dB(1GH $_z$), or BV $_{DS} = 300V$	[4] H.J.Sigg et al; IEDM Late News 12.7, 1970, Electronics Feb.15, 1971 and IE ³ Trans., ED-19, 1, 1972		
computor analysis of output characteristics in triode region $ {\rm V}_{\rm th} \ {\rm controlability} \ ({\rm BV}_{\rm DS} {=} 250 \ {\rm V}). $	[5] Y. Tarui et al; Joint National Convention of 4 Institutes of Japan, 1970 [6] H.C.Lin et al; IE ³ Trans., ED-20, 3, 1973 [7] M.D.Poche et al; IE ⁵ Trans., ED-21, 12, 1974		
D MOS(fig.1(e)) 200 volt multiplexer with level shifter. it's complementary version.	[8] J.D.Plummer et al; ISSCC THPM 14.2, 1974 [9] J.D.Plummer et al; ISSCC FAM 17.4, 1976		
V MOS(fig.1(f)), high density, high speed, TTL compatible, $t_p{=}2\!\sim\!3$ ns. V MOS 16 K ROM.	[10]T.J.Rodgers et al; ISSCC THAM 10.4, 1974 [11]T.J.Rodgers et al; ISSCC WPM 6.4, 1976		
gm vs. $V_{\bar{G}}$ by E/D concept including saturation velocity effect.	[12]T.J.Rodgers et al; ISSCC THFM 11.4, 1975		
DSA-ED-MOS-LSI, 4 bit ALU; t =2.9ns,tpp=2pJ, Ring Oscillator; t =0.65ns, t p p=0.1pJ	[13]K. Ohta et al; ISSCC THPM 11.5, 1975		
computor analysis of out put characteristics over full region(fig.3)	[14]T. Sekigawa et al; Trans. IECE of Japan, 58-C, 9, 1975		
V _{SUB} dependence of V _{th} (fig.4)	[15]T. Sekigawa et al, National Conv. of IECE of Japan, 351, 1976		
dynamic 1 K RAM; access time=50 ns	[16]K. Shimotoru et al; National Conv. of IECE of Japan, 372, 1976		
SOS DSA MOST; 10 times higher gm than conventional device and reduced kink effect.	[17]Y. Sakai et al, Technical report of IECEJ, SSD 75-3, 1975		
V _{th} controlablity by double ion implantaion	[18]I. Ohkura et al; this conference A-3-3,1976		
750 V drain breakdown voltage	[19]T. Biwa et al; 23rd. joint national convention of Japanese institutes related to applied physics, 27a-N-11, 1976		

Microphotograph of surface stained DSARD MOS IC shows self-aligned sub µ base, in the surface of which sub µ channel is induced.






fig.3 Output characteristics of a π planar DSA MOST.

NBS=8x1016cm³
NB0=2x10³⁵cm³
L=1.1 μ tox=1300A
Lps=3.5 μ

