

A-3-3 Fully Ion Implanted DSA MOS IC

I. Ohkura, M. Ohmori, K. Shimotori, T. Nakano, *Y. Hayashi, and *Y. Tarui

Mitsubishi Electric Corporation, Itami, Hyogo, Japan

*Electrotechnical Laboratory, Tanashi, Tokyo, Japan

Diffusion Self-Aligned(DSA)MOS ICs have received attention as sub-nanosecond and high-density logic elements[1]. DSA MOS FET has a sub-micron channel length achieved by the use of a double diffusion technique similar to bipolar ones and usual photolithographic method[2].

However, as the threshold voltage(V_{th}) of this FET is mainly determined by this double diffusion of P and N type impurities[3], these impurity profiles should be controlled precisely. This problem has been solved by using the fully ion implanted technique and theoretical analysis showed the good agreement with experimental results.

The cross sectional diagram of this FET is shown in Fig.1. The features are summarized as follows, i) π -planar type, ii) Selective Oxidation Process (SOP) for field oxide, iii) poly-silicon for gate metal and iv) ion implantation for all impurity dopings.




Fig.1 Cross sectional view of DSA MOS FET

Fig.2 shows the drain current (I_d) vs. gate voltage (V_g) characteristics of the same size FETs with various kinds of P type impurity doping levels. In the low voltage region, I_d is proportional to V_g^2 and should be controlled by P type diffused (enhancement) region[4]. The effective channel length is about $0.6\mu m$ in this case. In the high voltage region, the effective channel length of the transistor increases gradually with V_g by the contribution of the substrate (depletion) region.




Fig.2 I_d - V_g characteristics for various base doses.

Fig.3 shows the spreading resistance distribution closely connected to the impurity profiles of the implanted boron and phosphorus. As seen in this figure, the segregation effect into SiO_2 and emitter dip effect of boron, and the anomalous diffusion phenomenon of phosphorus are negligible because of the fully ion implanted and the N_2 drive-in processes. Therefore each




Fig.3 The spreading resistance distribution along vertical direction

lateral impurity profiles are approximately represented by the complementary error functions as mentioned by Kennedy et al.[5]. According to the first approximation, the V_{th} of this FET with N^+ Si gate is given by the maximum concentration of the P type diffused region and is represented as follows.

$$V_{th} = -\frac{E_g}{2} + \phi_F - \frac{1}{C_0} (Q_{ss} - \sqrt{4\epsilon_0\epsilon_{si}qN_B\phi_F})$$

where

$$N_B = -\frac{N_D}{2\sqrt{\pi}D_D t_D} \operatorname{erfc}\left(\frac{y_0}{2\sqrt{D_D t_D}}\right) + \frac{N_A}{2\sqrt{\pi}D_A t_A} \operatorname{erfc}\left(\frac{y_0}{2\sqrt{D_A t_A}}\right) + N_{A0}$$

$$y_0 = \left[\left(\frac{1}{4D_D t_D} - \frac{1}{4D_A t_A} \right)^{-1} \ln \frac{N_D D_A t_A}{N_A D_D t_D} \right]^{\frac{1}{2}}$$

$$\phi_F = \frac{kT}{q} \ln \frac{N_B}{n_i}$$

The V_{th} dependences on boron dose are shown in Fig.4.

As the boron dose is controllable within $\pm 5\%$ accuracy, the deviation from the center value of V_{th} is kept within $\pm 0.07V$. Fig.5 shows the characteristics of V_{th} vs. Source-Drain diffusion time. As seen in this figure, the diffusion time dependence is still large because this process has been done at $1100^\circ C$. In order to make decreasing this dependence, lower diffusion temperature




Fig.4 Base dose dependence of threshold voltage.




Fig.5 Source drive time dependence of threshold voltage.

is useful. For over all process parameter fluctuation, the standard deviation of V_{th} has been kept within $0.15V$ around a designed value. In Fig.4 and Fig.5, the calculated curves based on the above equations are also plotted. These curves give a good agreement with the experimental results. It becomes clear that the dominant control factor of V_{th} in the DSA MOS process is the control of the peak concentration, and the fully ion implanted and N_2 drive-in processes are very useful.

By using this technique, the 19-stage ring oscillator of the DSA MOS E-D inverter has been fabricated. The typical data of this one are as follows:

$$t_{pd} = 0.55 \text{ nsec}, \quad t_{pd} P_d = 0.055 \text{ pJ} \quad \text{at } 2.7 \text{ V},$$

$$t_{pd} = 0.36 \text{ nsec}, \quad t_{pd} P_d = 0.89 \text{ pJ} \quad \text{at } 8.0 \text{ V}.$$

The authors wish to thank J.Shimizu and Dr.K.Shirahata for their kind guidance and encouragement throughout the present work. Also they would like to acknowledge K.Anami, Y.Nagayama, and Y.Torii for their assistance in the experimental works.

- [1] Y.Tarui et al.; J.Japan Soc.Appl.Phys.vol.40(1971)Suppl.pp.193-198.
- [2] Y.Tarui et al.; J.Japan Soc.Appl.Phys.vol.39(1970)Suppl.pp.105-110.
- [3] M.D.Pocha et al.; IEEE Trans.Electron Devices,vol.ED-21,pp778-784,Dec.1974.
- [4] H.Masuda et al.; J.Japan Soc.Appl.Phys.vol.42(1973)Suppl.pp.167-172.
- [5] D.P.Kennedy et al.; IBM J. pp.179-186,May.1965.