

B-2-1    Josephson Devices as Potential Circuit Elements in Ultra-Fast Computers  
(INVITED)

H. H. Zappe

IBM T. J. Watson Research Center

Yorktown Heights, New York 10598, U.S.A.

Small switching times at very low power levels make Josephson junctions potential circuit elements for future high performance data processing systems. Both qualities are needed in high speed computers. Small switching times are a prerequisite, and the low power dissipation permits dense packing of circuits as well as utilization of terminated transmission lines.<sup>1,2,3,4</sup> This paper will review the properties of Josephson tunnel junction devices and circuits and present research results in computer applications.

A Josephson junction is a superconducting tunnel junction which, operating in liquid Helium, can be in either of two states. In the zero voltage state it behaves as a superconductor, carrying current without developing a voltage. If this current exceeds the Josephson threshold current or if a magnetic field is applied, the junction switches to the voltage state reaching a maximum potential given by the gap voltage of the materials used. For lead junctions the gap voltage is 2.5 mV.

For small junction dimensions, the transition between the zero-voltage and the voltage state occurs in tens of picoseconds.<sup>5,6</sup> Operating at low current and voltage levels, the device dissipation is extremely small (tens of  $\mu$ W).

The magnetic field required to switch the junction can be produced with overlaid control lines which are electrically insulated from the device. Each control line constitutes an input. Since the device switches only when the sum of the individual control fields reaches the threshold value it is possible to perform logic functions. Devices which switch with the field produced by a single control line are OR circuits, devices which require current in a number of lines perform the AND function, etc. Output currents are produced by connecting a terminated superconducting transmission line across the junction. The current produced in this line by the switched junction is fanned out serially to subsequent logic devices where it acts in turn as control current. Josephson tunnel junctions once switched remain latched in the voltage state. To revert them back into the zero-voltage state, the device current has to be momentarily reduced to a small value.

Experimental logic and memory circuits of varying complexity have been built and tested. These circuits were fabricated with lead alloy junctions using a process described by Greiner et al.<sup>7</sup> A one bit full adder<sup>8</sup> designed in a  $50\mu$ m technology gave carry propagation in 200 ps and the "worst case" sum in 500 ps.

An experimental 4 bit multiplier<sup>9</sup> built with 45 Josephson gates in a 25 $\mu$ m technology was designed for a cycle time of 3.2 ns and was operated at an instrument limited cycle time of 6.67 ns. This led to a full multiplication of 4 x 4 bits in 27 ns. The dissipation was 35 $\mu$ W/gate.

Quantum interference Josephson logic devices have been explored. Containing more than one junction, these devices operate at still smaller voltage and current levels and can be designed to operate in a non-latching mode. Their characteristics are similar to that of a transistors. Non-latching circuits with a dissipation of <40 nW have been tested.<sup>10</sup>

Memory operation is based on the fact that quantized persistent currents can be stored in superconducting rings. The rings contain Josephson junctions and the direction of the stored current determines the state of the memory cell. This state can be altered by switching the junctions through coincidence of two currents. A junction which senses the stored magnetic flux allows non-destructive readout in bit organized arrays. Experimental memory cells have been built and tested.<sup>11</sup> Also, potentially small DRO memory cells which store single flux quanta have been experimentally explored.<sup>12</sup>

#### REFERENCES

1. J. Matisoo, Proc. IEEE, 172 (1967).
2. W. Anacker, IEEE Trans. on Magnetics, *MAG-5*, pp. 968, (1969).
3. W. Anacker, Fall Joint Computer Conference, 1269, (1972).
4. W. Anacker, National Computer Conference, 529, (1975).
5. H. H. Zappe, K. R. Grebe, Journal of Appl. Phys., *44*, pp. 865, (1973).
6. W. Jutzi, Th. O. Mohr, M. Gasser, M. P. Gschwind, Electronics Lett., *8*, pp. 589, (1972).
7. J. H. Greiner, S. Basavaiah, I. Ames, J. Vac. Sci. Technol., *11*, 81 (1974).
8. D. J. Herrell, IEEE Trans. on Magnetics, *MAG-10*, 864, (1974).
9. D. J. Herrell, IEEE Journal of Solid State Circuits, *SC-10*, 360, (1975).
10. H. H. Zappe, Appl. Physics Lett., *27*, 432 (1975).
11. H. H. Zappe, IEEE Journal of Solid-State Circuits, *SC-10*, 12 (1975).
12. H. H. Zappe, Appl. Physics Lett., *25*, 424 (1974).