Digest of Tech. Papers The 8th Conf. (1976 International) on Solid State Devices, Tokyo

Fabrication of 3 µm Bubble 80 kbit Chips S. Matsuyama, T. Majima, K. Igarashi and S. Orihara Fujitsu Laboratories Ltd.

1015 Kamikodanaka Nakahara-ku, Kawasaki, Japan

Based on the successful 6  $\mu$ m bubble technology<sup>1</sup> and in order to improve its cost-performance, we have been developing a 3  $\mu$ m bubble 80 kbit chip. Here, we report the development of its fabrication process.

The propagation pattern for 3  $\mu$ m bubbles was designed by 1/2 scaling from the pattern for 6  $\mu$ m bubbles<sup>2</sup>. The period, bar width and pattern gap is 14  $\mu$ m, 2  $\mu$ m and 1  $\mu$ m, respectively. The fabrication process is almost the same as that of the 6  $\mu$ m bubble chip<sup>1</sup>. The thicknesses of overlay films were optimized as follows; 2000 Å 1st SiO<sub>2</sub> spacing layer, 2500 Å AlCu conductor layer, 5000 Å 2nd SiO<sub>2</sub> spacing layer and 3500 Å permalloy layer.

The resolution of 1  $\mu$ m over 6 mm square can be achieved only by exploiting photolithography to the limit and for this purpose we have employed the direct projection printing. Fig. 2 shows the schematic of its system. The optical system is corrected for 4358 Å, its magnification is 1/10 and its resolution is 1  $\mu$ m over 7.2 mm diameter with 4  $\mu$ m focal depth.

With the monochromatic illumination, there is a well-known problem of standing wave effects<sup>3</sup>. Fig. 3a shows a photograph of AlCu conductor pattern. Even when the pattern was exposed in just focus on 5500 Å AZ1350 photoresist and etched thoroughly by ion milling, there still remains thin AlCu at the small pattern gap. Fig. 4a shows a SEM photograph of etched permalloy patterns. These patterns are over-etched because excess ion-milling was needed to etch-out 1 µm pattern gap and this is remarkable around the step of the conductor pattern. We have adopted anti-reflection coating to prevent these standing wave effects. Fig. 3b shows an improved conductor pattern with a 200 Å Ti coating, where the reflectance is reduced from 85 % of AlCu to 54 %. Although the reflectance of the permalloy film is 52 % and nearly equal to that of the Ti coating, it should be further reduced to obtain satisfying patterns. Fig. 4b shows the etched permalloy pattern improved by using rough surface permalloy film, where the reflectance is reduced to 33 %. This rough surface is the replica of the 1st SiO2 surface which is roughened by the ion-milling of AlCu layer in normal incidence. Fig. 4c shows the result of utilizing a 200 Å Cr2O3 coating on the smooth permalloy film, where the reflectance is reduced to 8 %. In this case completely uniform 2 µm width and 1 µm gap can be obtained notwithstanding the variation in photoresist thickness and uneven substrates. Fig. 5 shows an example of operating margin curve of the

C-1-4



Fig.1. 80-kbit bubble memory chip



Fig.3. Photograph of etched Al-Cu conductor pattern without anti-reflection coating (a) and with anti-reflection coating of 200Å Ti film(b).



Fig.5. Typical operating margin of the 80-kbit chip at 300kHz (major loop).







а

b

C





Fig.4. SEM of permalloy patterns; smooth surface permalloy film(a), rough surface one(b) and smooth surface permalloy film with anti-reflection coating of 200Å Cr2O3(c).

fabricated 80 kbit chip driven by 300 kHz triangular wave.

S. Sakai et al: Proc. 7th Conf. Solid State Devices, Tokyo, 1975.
S. Igarashi et al: Conf. on Magnetism and Magnetic Materials 1975.
S. Middelhoek: IBM J. Res. Develop. 14 (1970) 117.