Suppression of Anomalous Drain Current in Short Channel MOSFET

Masami Konaka, Hiroshi Iwai, and Yoshio Nishi

Research Laboratory, NEC-TOSHIBA Information Systems Inc.
Horikawa-cho 72, Kawasaki, Japan

Increasing sensitivity of MOSFET characteristics to two-dimensional geometry, as a consequence of the scaling-down approach, essentially gives rise to several problems such as difficulty in controlling the threshold voltage and the current voltage characteristics. This paper describes two-dimensional analysis of the scaled-down MOSFET with deep ion implantation into channel region to reveal a role of the ion implanted layer on suppression of the broadening of Log I_D - V_G slope and anomalous excess drain current in the subthreshold region as well as modification of the short channel effects in threshold voltage, and, finally, derives optimum condition for the ion implantation which can allow us larger tolerance in designing very short channel MOSFET.

Schematic cross section of the n-channel MOSFET is shown in Fig.1, where N_SUB, N_SUB and N_SUB are the acceptor impurity concentrations in the layers, respectively. X_1, X_2 and X_3 are the thicknesses of the two doped layers and the junction depth, respectively. T_OX is the gate thickness, and L_EFF the channel length. V_DD, V_BB and V_G are the drain voltage, the back gate bias and the gate voltage, respectively. Two basic equations, Poisson's equation and the current continuity equation, were numerically solved by means of Stone's iterative method.

Fig.2 shows some examples of calculation in comparison with experimental results, which demonstrates excellent agreement. Fig.3 shows typical examples of calculated I_D - V_G characteristics for various effective channel lengths with and without deep channel ion implantation. We should note that broadening of a slope in the subthreshold region and excess drain current become more significant with decreasing channel length. It is very clear that both amount of the excess drain current and the slope of Log I_D - V_G characteristics are drastically improved in case of the ion implanted device with L_EFF of...
even as small as 1.0 \mu m. The remainder of the paper will be dedicated to how to interpret the role of ion implanted layer and how to optimize the ion implantation for designing very short channel MOSFET and VLSI. Potential distributions in several MOSFETs are shown in Fig.4. Note that the potential for $L_{\text{EFF}}=1 \mu m$ stays at relatively high level until 1.0 to 1.2 \mu m in-depth, while the one for longer $L_{\text{EFF}}$ drops down quickly with increasing thickness. The ion implanted device with $L_{\text{EFF}}=1 \mu m$ behaves as if it had relatively longer channel length. Thus, the anomalous drain current which is due to a punch-through current in deeper region, should be effectively suppressed by the deep-ion implantation of acceptor impurity as well as the slope of $\log I_D - V_G$ characteristics. The slope of $\log I_D - V_G$ characteristics in the subthreshold region is calculated as a function of the depth of ion implanted layer for various concentrations of $N_{\text{SF2}}$, and plotted in Fig.5. Combinations for $N_{\text{SF2}}$ and the depth $X_1$ show certain optima for minimizing the inverse slope $n$ as clearly seen in the figure. Since electron current becomes strongly localized along the surface with increasing back gate bias, the effect of ion implantation on the slope and the excess drain current tends to be less sensitive in comparison with the zero back gate bias.

From Fig.5 and behaviors of anomalous drain current, one can obtain optimum areas surrounded by several $X_1-N_{\text{SF2}}$ curves as described in Fig.6. Consequently, both slope of $\log I_D - V_G$ characteristics and additional drain current in the subthreshold region can be significantly improved by choosing appropriate combinations for dose and projected range for ion implantation of acceptors into channel region.

The authors wish to thank Dr. K. Natori and Dr. L.M. Dang for valuable discussions.

References
(2) M.S. Mock : Solid State Electronics, 16 (1973) 601.