

A-4-4 A single-chip speech synthesizer for the PARCOR CODEC

N.Miyahara, S.Yamada, M.Yamane, K.Saito, E.Arai, M.Sunazawa

Musashino Electrical Communication Laboratory, N.T.T.

3-9-11, Midori-cho, Musashino-shi, Tokyo, Japan.

A high speed 16 bit digital signal processor with a multiplier, using $2\ \mu\text{m}$ E/D n-MOS microfabrication technology, has been developed. A single-chip speech synthesizer for the PARCOR CODEC is realized by utilizing the signal processor. A high speed operation of 200 ns instruction cycle time and a low power dissipation of 450 mW have been achieved.

PARCOR is a voice-band compression technology that codes and decodes speech signals using PARTIAL autoCORrelation coefficients¹⁾. The PARCOR synthesizer can generate high quality human speech from data of less than 2,400 bits per second. Human speech is synthesized by processing sound source parameters in a multistage lattice filter based on a vocal-tract model. Figure 1 shows one stage filtering operation of the lattice filter used in the PARCOR synthesizer. The speech synthesizer consists of a controller, and the lattice filter which includes one multiplier, one adder/subtractor, one shifter, and registers as delay elements. A functional block diagram of the speech synthesizer is shown in Fig. 2.

The synthesis operation is triggered by an external start signal and is fully controlled by a sequence program stored in the ROM on the chip. The synthesized speech signal is obtained every 125 μs in the form of a PCM signal by repeating the filtering operation as shown in Fig. 1. One synthesis cycle consists of 160 instruction cycles, of which one cycle corresponds to a system clock rate. The data format of the input signals of the synthesizer is 16 bit fixed point 2's complement. The number of filter stages can be altered to either 8 or 10 by an external signal, according to the demanded quality. Moreover, a high quality of synthesized speech is attained by rounding off the multiplied results to 16 bits and replacing the value of the overflowed results with ± 1 .

The 16×10 bit parallel multiplier achieves a high speed operation of 125 ns in simulation and an integration density of 2,300 transistors/ mm^2 , using a modified Booth's algorithm and cellular array formation. A carry look-ahead technique for high speed operation is adopted in the parallel 16 bit adder/subtractor. A static 22 word \times 16 bit RAM is used as a register file. The controller consists of a 2,240 bit ROM which stores a sequence program, an 8 bit program counter, and other logic gates.

Figure 3 shows a photograph of the PARCOR synthesizer chip $3.65\ \text{mm} \times 3.7\ \text{mm}$ in size. The chip contains 11,500 transistors (approximately 3,500 gates). The

