B-1-1 (Invited)

LSI Prospects for GaAs FET's*

R. Zuleeg

McDonnell Douglas Astronautics Company Huntington Beach, California 92647, U.S.A.

Semiconductor technology is striving to achieve performance at gigabit rates in logic operations. This goal requires microwave devices in monolithically integrated circuits. As the device dimensions become smaller for faster operation, the requirement for low power dissipation per device to prevent excessive heating of the chip becomes increasingly stringent when LSI is to be accomplished. The 1980's promise to be another era for semiconductors and especially integrated circuits with VLSI as the goal. The prospects for GaAs FET's are good to capture a position in this development and the success depends entirely on the availability of a high yield technology for large device density circuit fabrication.

With gigabit electronics¹ emerging as a branch of semiconductor technology, GaAs certainly is gaining momentum over Si when focusing on the prerequisites to satisfy the requirements for ISI. Low power and high speed small scale integrated (SSI) and medium scale integrated (MSI) circuits have been fabricated with depletion mode Schottky barrier FET's,^{2,3} with enhancement mode junction FET's,⁴ and enhancement mode Schottky barrier FET's.⁵ Developments are in progress which aim at the large scale integration (ISI) of GaAs FET's for gigabit logic applications not accessible with Si based device and integrated circuit technology.

A planar GaAs integrated circuit technology for 1 µm channel geometries was realized for the enhancement mode JFET and the depletion mode MESFET by means of selective ion implantation of n- and p-type impurities into semi-insulating GaAs substrate materials. Figure 1 presents a scanning electron microscope picture of a portion of a planar GaAs positive edge triggered flip-flop fabricated with 2.5 and 1 µm channel E-JFET's. The ion implantation process is the key to low threshold voltages for E-JFET's and low pinch-off voltages for D-MESFET's in order to achieve low power dissipation per gate and control of device uniformity over large wafer sizes. Photo-lithography imposes limits on fabrication yields, level of integration for the 1 µm channel devices and small line width interconnections. Electron-beam lithography is in the offing of overcoming these constraints and will open new perspectives for LSI and eventually VLSI.

With optimized gate structures the gigabit logic capability of GaAs FET's was demonstrated with SSI and MSI circuits. ISI is, however, only achievable by reducing the power dissipation per gate to values in the range of 100 to 200 µW. The logic family, exploring GaAs MSI and LSI, consists of the following members: BFL (= buffered FET logic), SDFL (= Schottky diode FET logic) and DCFL (= direct coupled FET logic). Projections for the GaAs logic family are presented in Figure 2, which also contrasts the GaAs performance to the Si technology based integrated circuits. To qualify for gigabit LSI a propagation delay-power product of less than

100 femto-Joules is required, hence the delay-power product per gate is the important figure of merit for characterizing the logic gate performances. The dominance in speed of GaAs is obvious from Figure 2 and combined with low power dissipation yields a trade-off between Si and GaAs. With a choice of equal power dissipation, GaAs circuits possess a 4 to 5 times higher speed than Si ones and for equal switching speeds a vastly reduced power consumption for GaAs circuits is possible, thus establishing a basis for GaAs gigabit logic at LSI levels.

Considerable efforts are deemed necessary in logic gate optimization to obtain maximum speed at minimum power, exploration and refinement of processes, such as ion implantation, electron-beam lithography, high resistivity substrate material growth and perhaps molecular beam epitaxy, before GaAs technology reaches the maturity of Si technology now successfully applied to produce VISI. Just as the planar technology has triggered the evolution of Si integration technology, now highlighted by VISI, the planar GaAs technology has established the vanishing point of a perspective for GaAs integrated circuits with excellent prospects for gigabit ISI to unfold in the 1980's.

⁶⁾ R. C. Eden, B. M. Welch and R. Zucca. Planar GaAs IC Technology: Application for Digital LSI. IEEE J. Solid State Circ., SC-13, pp. 419-426 (1978).




FIGURE 1 SEM Photograph of Planar IC Technology with 2.5 and 1.0 µm Channel E-JFET's. (MAG x 1000)




FIGURE 2 Propagation Delay Time vs. Power
Dissipation for GaAs IC Technologies
in Comparison to Si Devices and IC
Technology.

^{*} Work supported by Air Force Avionics Laboratory, Dayton, Ohio and MDC Independent Research and Development Program.

¹⁾ B. G. Bosch. Gigabit Electronics-A Review. Proc. IEEE, 67, pp. 340-379 (March 1979).

²⁾ C. H. Liechti. GaAs FET Logic. Inst. Phys. Conf. Ser. 33a, 227 (1977).

R. C. Eden and B. M. Welch. Low Power Depletion Mode Ion Implanted GaAs FET Integrated Circuits. IEEE Trans. Electron Devices, <u>ED-24</u>, 1209 (1977).

⁴⁾ R. Zuleeg, J. K. Notthoff and K. Lehovec. Femtojoule High-Speed Planar GaAs E-JFET Logic. IEEE Trans. Electron Devices, ED-25, 268 (1978).

M. Fukuta, S. Nyama and H. Kusakawa. Normally-off GaAs MESFET for Femto-Joule Pico-Second Logic Circuits. IEEE Trans. on Electron Devices, ED-24, 1209 (1977).