## Digest of Tech. Papers The 11th Conf. (1979 International) on Solid State Devices, Tokyo B-1-4 High-Speed Enhancement-Mode GaAs MESFET Integrated Circuits

T. Mizutani, N. Kato, S. Ishida, K. Asai, Y. Sakakibara, K. Komatsu and M. Ohmori
Musashino Electrical Communication Laboratory, Nippon Telegraph and Telephone
Public Corporation, Musashino-shi, Tokyo, 180 Japan

The performance of enhancement-mode GaAs MESFET logics will be described. A minimum propagation delay time as low as  $t_{pd}$  = 77 ps was obtained with power dissipation of P = 977  $\mu$ W. The speed is the highest ever reported among the enhancement-mode GaAs FET logics. A liquid nitrogen temperature operation was also performed and the delay time of 51 ps was obtained.

<u>Experiments</u> An epitaxially grown n-layer with carrier concentration of  $1.2 \times 10^{17}$  cm<sup>-3</sup> was mesa etched for electrical isolation. Ohmic contacts were AuGe-Ni alloys. Al and Ti-Au were utilized for Schottky-barriers and interconnects, respectively. The gate pattern was delineated by an electron beam direct writing. 4 x projection mask aligner was employed for the other pattern delineation. The gate length was 0.8 µm and the gate width( $W_g$ ) was 20 µm or 40 µm. Figure 1 shows a microphotograph of a test inverter which consists of a 15-stage ring oscillator(RO), a monitoring FET and a 2-stage inverter for a transfer characteristic measurement.

Figure 2 shows a waveform of a 15-stage RO with  $W_g = 40 \ \mu m$  at supply voltage  $(V_{DD}) = 2 \ V$ . The propagation delay time is calculated from the period to be 77 ps at the power dissipation of 977  $\mu W$ . Dependence of  $t_{pd}$  and power-delay product  $(P \cdot t_{pd})$  on  $V_{DD}$  is shown in Fig. 3. The minimum  $P \cdot t_{pd}$  is 3.3 fJ (163 ps) at  $V_{DD} = 0.4 \ V$ .

For the reduction of  $P \cdot t_{pd}$ , measurements were also made on a similar 15stage ring oscillator with smaller W<sub>g</sub> of 20 µm. The achieved minimum  $P \cdot t_{pd}$  was 1.6 fJ with  $t_{pd}$  = 200 ps. The minimum  $t_{pd}$  was 110 ps. The decrease in speed with decreasing the gate width was caused by parastic capacitance and twice larger load resistance.

A liquid nitrogen temperature (77 K) operation on the  $W_g = 20 \ \mu m$  RO was performed to improve the  $t_{pd}$ , taking advantage of high electron mobility. Twice higher speed than that at 300 K was attained. The minimum  $t_{pd}$  was 51 ps at  $V_{DD} =$ 3 V with P = 1.9 mW. The dissipation power also increased due to the current increase.

The above results are summarized in Fig. 4 as a  $t_{pd}$  versus P relation, comparing them with those of other reports. The results obtained here stand at the bottom left of the chart. The depletion mode GaAs MESFETs have shown the highest speed of 34 ps,<sup>(1)</sup> but with nearly two orders of magnitude higher power

-33-

dissipation than enhancement-mode FETs.<sup>(2)</sup> The speed attained in this report is the highest among the enhancement-mode GaAs FET logics. By reduction of the gate length less than 0.5  $\mu$ m, the t<sub>nd</sub> less than 50 ps will be possible.

<u>Acknowledgement</u> The authors would like to thank M. Uchida and K. Shimada, for the device preparation, and K. Kurumada and M. Ida for the discussions. We also wish to thank Drs. M. Watanabe, Y. Sato, H. Katsuragi and M. Fujimoto for the encouragements.

References (1) P. T. Greiling et al., Device Research Conf., 1978 (2) H. Ishikawa et al., ISSCC, 1977, p. 200



Fig. 1 Microphotograph of a test circuit consisting of a 15-stage ring oscillator and a monitoring inverter



Fig. 2 Output waveform of a ring oscillator



Fig. 3 Propagation delay time and power-delay product as a function of a supply voltage

