## Digest of Tech. Papers The 12th Conf. on Solid State Devices, Tokyo

## B-3-2 Planar GaAs ICs Using Multiple Localized Ion-Implantation

## H. Kusakawa, K. Suyama, S. Okamura and M. Fukuta Fujitsu Limited

1015, Kamikodanaka, Nakahara-ku, Kawasaki 211 Japan

The family of planar GaAs ICs has been developed by using a multiple localized ion-implantation technique. The minimum propagation delay of 90 ps from a 5-stage ring oscillator and the maximum counting frequency of 2.2 GHz from a binary frequency divider were obtained.

The basic logic circuit in the ICs consists of normally-on GaAs MESFETs and Schottky diodes as shown in Fig.1. The gate of the FET is 1.0  $\mu$ m long and 20  $\mu$ m wide. The area of the diode is 18  $\mu$ m x 4  $\mu$ m. The active layers of the FETs and the diodes were made by implanting Si<sup>+</sup> into Cr-doped semi-insulating substrate with energy 140 KeV at dose of 1.73 x 10<sup>12</sup> cm<sup>-2</sup> and 160 KeV at 3.49 x 10<sup>12</sup> cm<sup>-2</sup>, respectively. 2  $\mu$ m thick photo-resist was used for ion-beam masking of localized implantation. After the two implants, annealing was carried out at 850<sup>o</sup>C forming gas flow for 15 min with 1000 A thick SiO<sub>2</sub> encapsulation film. Figure 2 shows the resulting electron concentration profiles for both implants. The metal system used in the ICs were AuGe for ohmic contact and Ti/Pt/Au combination for not only interconnects but Schottky contacts. The use of Ti/Pt/Au gates could reduce drastically contact resistance between the gate and interconnecting metal compared with that of Al gates.

I-V characteristics of the FET and the Schottky diode fabricated by the multiple implants with the above condition are shown in Fig.3(A) in order to compare them with the characteristics shown in Fig.3(B) of the devices formed by single implant. In spite of the fact that the diodes were of same size, dependence of level shift voltage on current could be considerably decreased by using the multiple ion-implantation technique compared with the single.

Figure 4 is a photograph of the planar GaAs ICs family including 5-stage ring oscillators and binary frequency dividers.

The ring oscillator consists of five inverters and a buffer. At the maximum oscillation frequency with the supply voltages of 4.5 V and -3.0 V, the minimum propagation delay was calculated to be 90 ps and the power- delay product was 1.8 pJ.

The maximum counting frequency of the divider which consists of four NAND/AND gates and a buffer was 2.2 GHz as shown in Fig.5 with the supply voltages of 4.5 V and -3.0 V.



Fig.l. Basic logic circuit.





Fig.2. Resulting electron concentration profiles for both implants.

Fig.5. Response waveforms of the binary frequency divider for input frequency of 2.2 GHz.

Fig.4. Microphotograph of the planar GaAs ICs family. 100µm This work was partially supported by the Ministry of International Trade and Industry of Japan.

Fig.3(A). I-V characteristics of the FET and the diode by the multiple implants



Fig.3(B). by the single implant.