Digest of Tech. Papers The 13th Conf. on Solid State Devices. Tokyo

 ${
m A}-2$ -7 Novel High Alpha-Particle-Immunity and High Density d-RAM Cell

Toshiaki TSUCHIYA and Sigeru NAKAJIMA Musashino Electrical Communication Laboratory, N. T. T. 3-9-11, Midori-cho, Musashino-shi, Tokyo 180 JAPAN

A new dynamic RAM cell with dynamically switched buried channel (DSC cell), and with readout signal gain is proposed. The cell has extremely small collection efficiency of charges generated by alpha-particle, and allows large amount of leakage charges due to its peculiar structure, therefore can achieve high packing density, compared with any other proposed cells such as SCM⁽¹⁾, TI RAM cell⁽²⁾ and DMOS cell⁽³⁾.

Fig. 1 shows DSC cell structure and its equivalent circuit. DSC cell is composed of an MOSFET, an MOS capacitor and a JFET with a buried channel under the MOS capacitor. The buried channel is cut off when charges are stored in the capacitor through the MOSFET ("1" state), then readout current does not flow between WB and RW lines. While it is not cut off when no charges are stored ("0" state), then the current flows.

Experimental test devices were fabricated using double polysilicon and FIPOS⁽⁴⁾ techniques. Fig. 2 shows write and readout waveforms. Since readout current of DSC cell is due to electrons injected from N⁺ layer to the P region, large readout current can be obtained, compared with unipolar JFET, as shown in Fig. 3.

Permitted numbers of leakage charge N_e in DSC cell is large compared with other gain cells, because large surface-potential can be applied under the capacitor without charge injection from substrate (i.e., the insulator or reverse-biased N layer). It was experimentally confirmed that N_{ρ} in DSC cell is described by

$N_{e} = S_{c} \cdot (C_{ox} \cdot (V_{si} - V_{sf})/q + \Delta W \cdot N_{A}), $	(1)
$V_{sf} = qN_A d^2 / (2K_{si} \epsilon_0) - 2\varphi_F$,	(2)
$\Delta W = \sqrt{2K_{si}\mathcal{E}_0/(qN_A)}(\sqrt{2\mathcal{Y}_F + V_{si}} - \sqrt{2\mathcal{Y}_F + V_{sf}}), \qquad \cdots$	(3)

where S_c is capacitor area, C_{ox} is gate oxide capacitance, V_{si} is surface potential of writing level, V_{sf} is surface potential at which dynamic deep depletion layer width becomes equal to the P region thickness d, and ΔW is change of the depletion layer width due to ΔV (= $V_{si} - V_{sf}$). N_A dependences of N_e/S_c and ΔV are shown in Fig. 4. From Fig. 4, it is found that DSC cell has large N_e , which is based upon large ΔV .

The collected numbers of alpha-particle-generated electrons N_{cx} in DSC cell is very much small, because the P region is sufficiently thin and diffusion component of electrons generated beneath the depletion layer is negligible due to insulator substrate or built-in mechamism. Fig. 5 shows calculated minimum capacitor area required to hold stored "1" state for 4 msec, for typical leakage current flow of 1 μ A/cm²⁽⁵⁾ at 90°C and one strike of typical 5 MeV alpha-particle with incident angle of 45°. From Fig. 5, it is found that capacitor area of DSC cell can be extremely reduced, which is based upon both small N_{cx} and sufficient N_{pc} .

- 25 -

Comparison among DSC cell, other gain cells and single transistor cell is summerized in

Table 1. DSC cell is the most competent device for high packing density and alpha-particle-

immunity in the future.

References

- (1) D.M. Erb: ISSCC DIGEST OF TECHNICAL PAPERS, p. 24, Feb. 1978.
- (2) P.K. Chatterjee, G.W. Taylor and M. Malwah: ISSCC DIGEST OF TECHNICAL PAPERS, p. 22, Feb. 1979.
- (3) K. Terada, M. Takada, S. Kurosawa and S. Suzuki: IEDM Tech. Digest, p. 582, Dec. 1980.

Fig. 2

(4) Kazuo Imai: Solid-St. Electron. vol. 24, p. 159, Feb. 1981.
(5) P.K. Chatterjee, G.W. Taylor, R.L. Easley, H-S. Fu and A.F. Tasch, Jr.: IEEE Trans. on Electron Devices, vol. ED-26, no. 6, June 1979.





Write and readout waveforms. (a) "1". (b) "0". (V =5 V.

 100Ω resistor is connected between RW line and ground.)



(b)

Fig. 1. (a) DSC cell structure, (b) Equivalent circuit of DSC cell.



(Jmd) 5 V -2 V 100-WIDTH (mA) 1.0 AREA BURIED CHANNEL (und) CAPACITOR L_T = 3.3 µm L_C = 3.3 µm d = 0.5 µm CURREN'F Tox = 500 A dBC W = 4.5 um 0.4 MUMINIM READOUT dec 0.2 0.2 M JET MODEL S MAXIMU 0 1011 1012 B+ DOSE INTO ACTIVE REGION (cm2)



HVww=HVws=5V

Fig.5 N_{A} dependence of calculated minimum capacitor area.

Fig. 4 N_A dependences of leakage charge per unit area and permitted surface

potential change.

Table 1. Comparison of d-RAM cells.

Fig. 3 N_A dependence of

Readout current.

	DSC		TI	SCM	DMOS	1 Tr
Design Rule (µm)	1	3	3	3	3	2
Cell Size (µm ²)	18	-, 79	75	90	131	70
Capacitor Area (µm ²)	3	9	9	9	49	20
Permitted Leakage(C) Charges	3.3×10 ⁻¹⁵	1.2×10 ⁻¹⁴	$\sim 4 \times 10^{-15}$	$\sim 8 \times 10^{-15}$	1.8x10 ⁻¹⁴	4.1x10 ⁻¹⁴
Collected Number of Alpha-Particle- (C) generated electrons	3.2x10 ⁻¹⁵	3.8x10 ⁻¹⁵	$\sim 1 \times 10^{-14}$	$\sim 1 \times 10^{-14}$	6x10 ⁻¹⁴	2.2x10 ⁻¹⁴
Alpha-Particle Numbers Inducing Soft Error	- 1	3	~ 0.4	~0.8	0.3	1.9