Digest of Tech. Papers The 13th Conf. on Solid State Devices. Tokyo Deep Levels Induced in Annealed CZ Silicon

A - 3 - 3

Kousuke IKEDA and Hidetoshi TAKAOKA Musashino Electrical Communication Laboratory, NTT

Musashino-chi, Tokyo, 180 Japan

Deep levels are considered to reveal the electrical properties of defects. However, the electrical nature of defects which are induced by the thermal process is rarely understood. This paper reports the results of investigation on defects and their electrical properties induced in annealed CZ silicon, using transmission electron microscopy (TEM) and deep level transient spectroscopy (DLTS).

The samples used in this work were boron doped p-type (100) silicon wafers grown by the Czochralski technique, having a $3 \times 10^{15} \text{ cm}^{-3}$ carrier concentration. These wafers contain about 10^{18} cm^{-3} interstitial oxygen. In order to study the electrical natures of oxide precipitate (OP), dislocation loop (DL) and stacking fault (SF), each defect was produced by individually selected annealing conditions. Table I shows the annealing conditions.

The defects in surface and bulk layers were observed by Wright solution etching method and TEM. Here, the defect distributions are regarded as uniform at the bulk layer, where an about 50µm surface layer was etched off. The defect observation results are shown in Table I. At the bulk layer, OPs, DLs and SFs were induced separately, corresponding with the annealing temperature in specimens D7, D8 and D11, respectively. On the other hand, both DLs and SFs were observed in C10. Oxide precipitates which are the origin of DLs or SFs, however, were contained in all specimens.

Schottky diodes were prepared by evaporating aluminum onto the surface layer or about 50µm etched layer. DLTS measurements were carried out for these Schottky diodes. Figure 1 shows its typical spectra. The activation energies capture crosssections and densities for deep levels, are summarized in Table II. In the as-grown crystal (D0), DLTS peak wasn't detected and was less than the sensitivity, $\Delta C/C \approx$ 5×10^{-4} . On the surface, the majority carrier trap E_v +0.46eV (H1) was detected in the D6 specimen. In the C10, two defect energy levels, located at E_v +0.46eV (H2) and E_v +0.40eV (H3), were found. Both H1 and H2 are the same traps, since the activation energy and capture cross-section for both traps are almost equal. It is considered that these traps, H1 and H3, coincide with E_v +0.48 and E_v +0.45eV¹⁾ reported by Gerson et al. It seems that fast cooling is the main cause for these traps.

In the bulk layer, only one majority carrier trap was observed for the specified sample. The energy levels, located at E_v +0.47, E_v +0.55 and E_v +0.63eV, were measured in specimens which contained OPs,DLs and SFs, respectively. The higher the annealing temperature is, the higher the trap activation energy is. Lefevre²⁾ reported that a trap level at $E_c^{-0.49eV}$ in n-type FZ silicon is caused by interstitial silicon atoms, which form the DL. The DLs observed in this experiment also were of interstitial type. The difference between $E_v^{+0.55}$ and $E_c^{-0.49}$ eV seems to reflect the contained oxygen density. That is, the DL energy level becomes deep with the decoration of oxygen.

There is a very large difference between trap density and defect density. To explain this difference, two assumptions were prepared. The first assumption is that a defect strain is the main origin of the defect levels. The energy values in this investigation correspond to the degree of each defect strain. The Second is that the strain is strongest around the defect edge and is negligible at other parts. Under the above assumptions, it is considered that the trap density must be compared with an effective defect density, which means the product of the defect density and the number of defect edge atoms. Table III shows the effective density computed by the diameter of each defect and so on. As is evident from Table III , strong correlation is observed between trap density and effective density.

In summary, deep levels induced in annealed CZ silicon corresponding with annealing conditions, were measured by using DLTS and TEM. The trap density nearly agreed with the defect density, considering the defect strain effect.

The authors would like to thank Mr. Y. Yoriume, Dr. N. Inoue and Mr. M. Yamaguchi for their helpful advice.





Defect

rious annealings. Table II Hole trap characteristics in CZ-Si

SE

D 8

D11

	Trap	∆E(eV)	$\sigma(cm^2)$	$N_t(cm^{-3})$
D 0				
D 6	Н 1	0.46	8×10 ⁻¹³	~ 1×10 ¹³
C10	(H 2 (H 3	0.46 0.40	5×10 ⁻¹³ 9×10 ⁻¹⁸	~ 8×10 ¹³ ~ 6×10 ¹⁴
D 7	HB4	0.47	3×10 ⁻²⁰	~9×10 ¹⁴
D 8	HB5	0.55	3×10 ⁻¹⁸	~1×10 ¹⁵
D11	HB6	0.63	1×10 ⁻¹⁶	~9×10 ¹⁴

Table III Effective density for each def	ty for each defect
------------------------------------------	--------------------

OP

DL

Diameter	(µm)	0.1	1	3
Thickness	(nm)	2	4 a	3 a
Defect density	(cm ⁻³)	~10 ¹¹	~10 ¹⁰	~3×10 ⁹
Effective densit	cy(cm ⁻³)	~1×10 ¹⁵	~4×10 ¹⁴	~3×10 ¹⁴
Trap density	(cm ⁻³)	~9×10 ¹⁴	~1×10 ¹⁵	~9×10 ¹⁴

* "a" is the silicon bond length(0.23nm).

* H: Surface trap, HB: Bulk trap

 References
 1) J. D. Gerson et al.: J. Appl. Phys.

 48 (1977) 4821.
 2) H. Lefevre: Appl.Phys. 22 (1980) 15.

Table	I Annealing condit	ions and o	defects.	
	Annealing Condition	Defect		
	(N ₂ gas)	Surface	Bulk	
DO	As-grown	# NO	NO	

D 0	As-grown		grown # NO		NO	
D 6	650 ⁰ C	3h	#	NO	NO	
C10	650 ⁰ C	3h+1000 ⁰ C 10h	#	NO	DL+SF	
D 7	750 ⁰ C			NO	# OP(~10 ¹¹ cm ⁻²	

* DLTS measurements were carried out at # samples.

NO

YES

750°C 100h+ 870°C 75h

750°C 100h+1100°C 1h

DL(~10¹⁰c

SF(3×10⁹cm

- 64 -