B-5-3 500 gates GaAs gate array
N. TOYODA, M. MOCHIZUKI, K. KANAZAWA, and A. HOJO

Toshiba R\&D Center, Toshiba Corp.
210, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki, Japan

As digital IC applications being more versatile, a great interest has been focused on semicustom IC and LSIs. Among gate array families, ECL arrays enjoy the occupation of high speed devices. Typical propagation delay time and power dissipation are $0.5-1.3 \mathrm{~ns}$ and $1-5 \mathrm{~mW}$ per gate. GaAs logic is also one of the promising candidates for these high speed gate array families, smaller delay time and less power dissipation than ECL gates. However few studies have been reported except for BFL array. (1)

This paper first reports the intensive feasibility study for high speed GaAs DCFL gate arrays. Test device has 500 3-INPUT NOR gates, where 500 D-FETs and 1500 E-FETs are integrated, and realizes subnanosecond switching per gate.

Figure 1 shows a schematic drawing of basic cell. Table 1 is the typical device parameters and design rules. A unit gate is 3 -INPUT NOR gate, consisting of 20 um wide driver E-FET and $10 \mu \mathrm{~m}$ wide active D-FET load. Gate length is $1 \mu \mathrm{~m}$ in mask pattern, and $1.4-1.6 \mu \mathrm{~m}$ in fabricated devices. Designed threshold voltages are 0.1 V for E-FET and -0.4 V for D-FET.

Generally gate arrays have periodic interconnection tracks even over the active device region, while tracks avoid the active transistor region in this GaAs gate array. A basic cell has 6 tracks perpendicular to and 4 tracks in parallel with transistor gate, power supply, and ground lines. Design rules are listed in Table.1. In addition to these tracks in a cell, 10 tracks are prepared among cell arrays. Total number of tracks will satisfy the requirements from ICs fabricated in this array. An example of test device is shown in Fig.2, which is the edge trigger T-FF.

I/O stages are indispensable in order that GaAs gate array is compatibly used with other logic gates. In this study the I/O circuit shown in Fig. 3 is tentatively employed. Input buffer is DCFL inverters $\left(W_{g}=40 \mu \mathrm{~m}, \mathrm{~L}_{\mathrm{g}}=1 \mu \mathrm{~m}\right)$. Source follower D-FET and 3 level shifting diodes are prepared as output buffer, which are variously connected.

Gate arrays (chip size $=4.29 \times 4.46 \mathrm{~mm}^{2}$ ) were fabricated by Pt buried gate planar E/D process technology. ${ }^{(2)(3)}$ Table 2 is the representative process parameters. Commercially avairable Cr doped $2^{2 \prime} \phi$ LEC wafer was used, from which about 100 chips are obtained. Active layers for E-FET and DFET were formed by ${ }^{28} \mathrm{Si}^{+}$selective ion implantation and successive capless annealing in $\mathrm{AsH}_{3}+\mathrm{Ar}$ at $850^{\circ} \mathrm{C}$ for 15 min . Threshold voltage was controlled by using Pt-GaAs solid phase reaction ever reported. ${ }^{(2)}$ The standard deviation in one wafer was 56 mV . Interconnect metallizations were made by $\mathrm{Ti} / \mathrm{Pt} / \mathrm{Au}$ for 1 st and 2 nd levels.

Typical performance ever obtained is summarized in Table 3. Propagation delay times for fan out $=1,2,3$ gates were $0.22,0.30,0.39 \mathrm{~ns}$ for power dissipation of $0.1-0.3 \mathrm{~mW}$ per gate. Another
device performances ( the dependence on the interconnection length, the number of crossover) will be presented in detail.
(Acknowledgment) The authors wish to thank Dr.R.NII for numerous suggestions. They are also grateful toMr.T. MIZOGUCHI, T. TERADA, M.HIGASHIURA, and S. SHIMIZU for helpful discussions.
(1) K. SUYAMA et al., Pap. Tech. Group on electron devices of IECE Japan ED80-95 (1980).
(2) N. TOYODA et al., Symposium on GaAs and related compounds 1981, OISO, Japan.
(3) A. HOJO et al., GaAs IC symposium 1981, SANDIEGO, U.S.A.


TABLE. 1 Device parameters and design rules

| $L_{\text {geff }}$ |  | 1.4-1.6 um |
| :---: | :---: | :---: |
| $W_{g}$ | (E-FET) |  |
|  | (D-FET) | 10 um |
| $v_{\text {th }}$ | (E-FET) | 0.1 |
|  | (D-rt) | -0.4 V |
| $W_{1 s t}$ 2nd metal |  |  |
| $A_{\text {contact hole }}$ |  | $6 \times 6$ unt |

TABLE. 2 Process parameters

| substrate active layer |  | Cr doped 2"б LEC wafer ${ }^{28} \mathrm{Si}^{+}$selective implantation |
| :---: | :---: | :---: |
|  | E-FET | $100 \mathrm{KeV} 2.8 \times 10^{12} \mathrm{~mm}^{-2}$ |
|  | D-Ft | $150 \mathrm{KeV} 1.8 \times 10^{12} \mathrm{~cm}^{-2}$ |
| amealing |  | capless $850^{\circ} \mathrm{C} \quad 15 \mathrm{~min}$ |
|  |  | $\mathrm{ASH}_{3}-\mathrm{Ar}$ |
| obmic contact |  | Auge/Ni $420^{\circ} \mathrm{C} 1 \mathrm{~min}$ alloy |
| gate metal |  | $\mathrm{Pt}(750 \mathrm{~A}) 400^{\circ} \mathrm{C}$ sintering |
| 1st metal |  | Ti/Pt/Au |
| 2nd metal |  | Ti/Pt/Au |

TABLE. 3 Typical performances per gate

| Fan Out | 1 | $:$ | $0.20-0.23 \mathrm{~ns}$ |  |
| :--- | :--- | :--- | :--- | :--- |
|  | 2 | $:$ | $0.28-0.33 \mathrm{~ns}$ | $0.15-0.25 \mathrm{nW}$ |
|  | 3 | $:$ | $0.36-0.42 \mathrm{~ns}$ |  |
|  |  |  |  |  |

