

B—6—4 The Effects of Interfacial Trapping on the Stability of MIS Devices on InP

D. L. Lile, M. J. Taylor and L. G. Meiners


Electronic Material Sciences Division, Naval Ocean Systems Center

San Diego, California 92152

Unstable device performance manifesting itself in hysteresis of C-V data and transistor output characteristics and in drift of threshold voltages and transistor channel currents with time is an ubiquitous problem which has historically confounded essentially all attempts to fabricate stable room-temperature operating MIS devices on compound semiconductors. Insulated gate devices have been reported recently on InP exhibiting promising characteristics for microwave

applications with depletion- and enhancement-mode FETs,<sup>[1]</sup> surface channel CCDs,<sup>[2]</sup> and small-scale integrated circuits<sup>[3]</sup> having all been demonstrated with attractive high-speed characteristics. Despite these successes however, drift effects still exist for the InP/dielectric system which, it is generally believed, will severely hamper its implementation in any proposed system application.

This paper will present results we have obtained on the time-dependent response of enhancement-mode MIS FETs on p-type and SI bulk single-crystal InP fabricated using a variety of surface preparation and dielectric growth processes. In particular, a cross-section of typically accepted methods of semiconductor surface preparation including the effects of pre-oxidation, of etching, of HCl reduction, of annealing, and of the use of SiO<sub>2</sub> versus Al<sub>2</sub>O<sub>3</sub> for the deposited overlayer have all been addressed. The effects of the growth plasma and substrate temperature are also apparently of importance and their contribution to final device performance has been investigated.



Normalized plots of drain current vs. time following the application of an input voltage step to an InP MISFET. The shaded area encompasses the spread of data reported in Ref. 4 following severe surface etching with HCl. x - Present data; ● - Ref. 4, o - Ref. 5.

It is evident that the data we have obtained does not support some of the models which have been previously proposed to account for drift in this system. The figure, for example, reproduces published results together with output current data representative of our best results obtained on an MIS FET mounted in a common drain configuration following application of a 0 → +4 v input step. It is clear that this device compares very favorably with the best performance previously reported and that its drift, although finite, is small. More significant however, is the fact that this particular transistor was prepared with no

surface pretreatment other than organic solvent washing and mild chemical etching prior to the deposition of the indirect PCVD SiO<sub>2</sub> dielectric.<sup>[6]</sup> In particular, no effort was made to eliminate or even reduce the surface native oxide.

These results, together with those on the effect of temperature, will be discussed in terms of a model in which drift in these structures results from injection of electrons into a disordered and probably inhomogeneous interface layer. This model predicts that the native oxide is not necessarily detrimental in the stability performance of these devices and that of more importance are such parameters as the cleaning procedure and the energetics of the dielectric deposition process employed.

#### Acknowledgment

This work was possible through the financial support of DARPA and NAVELEX which is gratefully acknowledged.

#### REFERENCES

1. D. L. Lile, D. A. Collins, L. G. Meiners and M. J. Taylor, "A Microwave MIS FET Technology on InP," Inst. Phys. Conf. Ser. 56, 493-502(1980).
2. D. L. Lile and D. A. Collins, "An 8-bit, 4-phase Surface Channel Charge-Coupled Device on InP," to be published in IEEE Trans. on Electron. Devices, May 1982.
3. L. J. Messick, "A High-Speed Monolithic InP MISFET Integrated Logic Inverter," IEEE Trans. on Electron. Devices, ED-28, 218-221(1981).
4. M. Okamura and T. Kobayashi, "Improved Interface in Inversion-Type InP-MISFET by Vapor Etching Technique," Japan. J. Appl. Phys., 19, 2151-2156(1980).
5. D. Fritzsche, "Interface Studies on InP MIS Inversion FETs with SiO<sub>2</sub> Gate Insulation," Inst. Phys. Conf. Ser. 50, 258-265(1980).
6. L. G. Meiners, "Indirect Plasma Deposition of Silicon Dioxide," to be published in J. Vac. Sci. and Technol. (1982).