Silicon TPT's for Flat Panel Displays

F. Morin
Centre National d'Etudes des Télécommunications
22301 Lannion Cedex, France

Recent progress in amorphous silicon Thin Film Transistors (a-Si : H TPT) have stimulated considerable interest in active-matrix flat panel display devices. In these devices, the most attractive property is the dynamic memory distributed over the display area. The video voltage is now applied to the electrooptic transducer for a full frame period, instead of a line-time in a passive matrix system; an increased contrast is attempted. More generally, the final answer to the addressing problem, will be undoubtedly the complete integration of the peripheral driving circuits, improving compactness and reliability, and lowering the cost. Single crystal silicon I.C's have been successfully fabricated in this way. But for large-area, transparent and cheap devices, silicon TPT seems to be a more promising technology. Nevertheless, the a-Si : H TPT will be probably never used in a Video Phase Shift Register, because of its too low carrier mobility. Polycrystalline silicon TPT will be preferred in this case. This is the reason why we describe here a special TPT fabrication procedure, to get both amorphous - and poly - silicon TPT on a glass substrate. Static and transient response are then presented as well as a Liquid-Crystal Switching simulation. Finally, a 10^6 TPT matrix is shown and, therefore, the relevant technological problems are discussed.

Basic TPT Process

Two different TPT processes are described here, using either a low - or a high - temperature deposited amorphous silicon. Only the second process may include silicon recrystallization. Indeed, in the common a-Si : H (Ts < 300°C), the hydrogen content amounts 10 to 15 at %, yielding cracks and bubbles after laser irradiation. Then, at low temperature deposition, only amorphous silicon TPT can be processed. In this case, silicon is deposited by a conventional plasma-enhanced C.V.D. technique on a common glass substrate, previously coated with metallic Source-Drain contacts. SiO_2 is deposited by the same way without vacuum breakdown. After Gate metal deposition, only one patterning operation is required to obtain the staggered TPT structure.

In the second process, amorphous silicon is deposited at a higher temperature (Ts > 500°C) in order to minimize the hydrogen content (< 1 at %). Then, silicon can be locally recrystallized by means of a CW or pulsed laser or a Flashlamp. A post-hydrogenation is performed to decrease the number of silicon dangling bonds. The final operations (SiO_2, Gate deposition, patterning), are the same as above mentioned. By this way a-Si : post H and poly-Si : post H TPT's can be fabricated.

Static TPT characteristics

Polycrystalline TPT characteristics were previously reported. Field-effect mobility in the range of 15-20 cm^2/Vs was obtained in a 0.1 μm grain-sized polysilicon. In this paper, amorphous silicon TPT performances are extensively described. Source-Drain current-Vs-Voltage curves of both a-Si : H and a-Si : post H exhibit closely similar feature in the high-current region. Field-Effect mobility up to 0.2 and 0.05 cm^2/Vs respectively was routinely measured. The non-linear shape of the I_\text{SD} (V_{GS}) curve denotes a trap-controlled conductivity. The main difference between a-Si : H and a-Si : post H concerns the low-current region; at zero gate voltage the Source-Drain current is 10^{-13} and 5 \times 10^{-11} A respectively. This could be explained by the fact that post-hydrogenation is governed by a diffusion law; the leakage current could take place at the less hydrogenated backside interface (Silicon/Glass).

Transient response

In the active matrix, at TV rates, the TPT's should switch very quickly, and then, their transient response has been extensively investigated. Two main phenomena limit the switching speed.
First, a stray capacitance $C_p$ (Gate/Source overlap) produces an extra current at every Gate signal front. In the L.C-TFT matrix display, the TFT's have been especially designed to minimize this effect ($C_p \ll C_{LC}$).

Secondly, the effect of traps was clearly emphasized in the transient response. When the gate is turned ON, a flux of electrons is emitted by the source electrode to fill the empty traps just passing through the Fermi-Level. The trap filling may spend up to 50 μs, depending on gate voltage and sample preparation. On the other hand, the turn-OFF time is always shorter (10 μs). These specific times are shorter in a-Si : H than in a-Si : H, suggesting a lower trap density in the first case. It must be pointed out that previous measurements of localized-states, led to a similar conclusion.

**Liquid-Crystal simulation**

These amorphous silicon TFT's where then studied as switching elements in an addressable L.C display. The liquid-crystal cell has been roughly simulated by an Op-Amp ($R_o > 10^{12}$ Ω, $C = 6 \text{ pF}$). Assumption was made that no additional storage capacitance was needed. On the Video electrode (Column in the matrix) alternate frames were applied to suitable L.C operation. The gate voltage lied at -5 V in the OFF state and +15 to +20 V in the ON state, and the pulsewidth ranged 50 μs to 5 ms. This arrangement simulated operation of the device in a real multiplexed application.

It is worth noting that transistor operated either in the Source-follower or Drain-follower mode, depending on the frame polarity. The relevant TFT characteristic was then $I_{DS} (V_{DS})$ at $V_{GD} =$ const. or at $V_{GS} =$ const. The non-symmetrical shape of these curves yielded to an effective L.C voltage with a DC-component which would be balanced by a convenient back-electrode voltage.

**Conclusion**

Investigations of transient performances on amorphous silicon TFT's put forward the predominant role of localized states. The differences observed between two kind of amorphous silicon suggest that the defects would be mainly located into the semiconductor.

In addition to the physical study of elementary devices, construction of a large area circuit has been performed. This a-Si : H TFT matrix (320 x 320 pixels, 16 pixels/mm$^2$), has been designed to address twisted Nematic Liquid Crystal. An excellent uniformity of film thickness has been reached (better than 5 % over the panel area). Yield evaluation is underway.

These results have been achieved by close collaboration with Michel Le Contellec, Joseph Richard, Madeleine Bonnel, Jean-Luc Pavonnet, Pierre Coissard, Michel Morel for the thin film physics and technology and with Bernard Grandjean and Philippe Weisse for the video application study.