$\mathrm{C}-4-3\,$  Electrical Properties of Polycrystalline Silicon MOSFETs on Glass

Y. Oana, H. Kotake, N. Mukai and K. Ide Toshiba Research and Development Center Komukai Toshiba-cho, Saiwai-ku, Kawasaki, JAPAN

Recently, polycrystalline silicon (Poly-silicon) thin-film transistors (TFTs) have been fabricated on glass substrates<sup>1,2</sup>. However, there are several disadvantages ; that is, poly-silicon deposition under ultra-high vacuum (1 x  $10^{-10}$  Torr), difficulties in controlling the mode of TFTs and low field effect mobilities of TFTs. In this paper, we report the reduction of these problems and the improvement of electrical properties of poly-silicon MOSFETS.

The undoped poly-silicon films were e-gun evaporated onto the 0.8 mm thick and 50 mm square Corning 7059 glasses maintained at about 550  $^{\circ}$ C. The deposition rate was about 15 Å/sec and the pressure in evaporation was 1-5 x 10<sup>-6</sup> Torr. The poly-silicon films used in this experiment were about 0.4 µm thick and they had an <110> preferred orientation and a grain size of order of 0.15 µm. The sheet resistivity of undoped poly-silicon films was more than 10<sup>11</sup>  $\Omega/\Box$ .

Figure 1 shows the schematic structure of poly-silicon MOSFET, which is similar to the silicon on sapphire (SOS) device. After forming poly-silicon islands, the gate insulator of silicon dioxide (SiO<sub>2</sub>) was deposited to a thickness of 1500 Å by chemical vapor deposition (CVD). The source and drain regions were formed by ion implantation and thermal annealing. For P-channel MOSFET (P-MOS), boron ions were implanted with 2 x  $10^{15}$  /cm<sup>2</sup> at 60keV and the annealing was performed at 500 °C for 1 hour in dry nitrogen. For N-channel MOSFET (N-MOS), phosphorus ions were implanted with 2 x  $10^{15}$  /cm<sup>2</sup> at 160 keV and the annealing was done at 500 °C for 20 hours. The sheet resistivities of these regions were less than  $10^3 \Omega/\Box$ . After forming aluminum electrodes to source, drain and gate area, MOSFETs were annealed at 380 °C for 30 min in nitrogen mixed with hydrogen

Figure 2 shows the drain current  $(I_D)$  vs voltage  $(V_D)$  characteristics of P-MOS and N-MOS. Both P-MOS and N-MOS are operating in enhancement mode. The threshold voltage  $(V_T)$  and the field effect mobility  $(\mu_{eff})$  of P-MOS in Fig.2 are -11 V and 8.4 cm<sup>2</sup>/v.sec, respectively, and those of N-MOS are 8 V and 16.6 cm<sup>2</sup>/v.sec. The field effect mobilities of MOSFETs having various channel lengths (L) and widths (W) are shown in Table 1. These values are calculated from  $I_D$  vs  $V_D$  characteristics in the saturation region. Size effects on the field effect mobility are observed for both channel length and width. The field effect mobility incerases with channel width and decreases with increasing channel length.

To evaluate the switching speed of poly-silicon MOSFETs, the propagation delay

-139-

 $(\tau_{pd})$  was measured from a ring oscillator. It consists of 21-stage inverters  $(\beta_R$ = 6) with fan-out of 3.5 and 3-stage output buffer inverters. Figure 3 shows the waveforms of the ring oscillator taken at the output node. The propagation delays vs supply voltage ( $V_{DD}$ ) are shown in Fig.4 for P-MOS and N-MOS. The oscillation was observed at  $V_{DD}$  = -12 V for P-MOS and 9 V for N-MOS.

In summary, poly-silicon films which have the field effect mobility more than 10  $\text{cm}^2/\text{v.sec}$  can be formed on glass substrates by conventional e-gun deposition in high vacuum (1 x 10<sup>-6</sup> Torr). MOSFETs fabricated on the poly-silicon films are operating in enhancement P-channel or N-channel mode. The propagation delay time per gate is less than 200 nsec.

## References

1. M. Matsui et al, Appl. Phys. Lett., 37 936 (1980) 2. A. Misumi et al, IEEE IEDM Technical Digest 305 (1981)



Table 1 Field effect mobilities of poly-silicon MOSFETs having various channel lengths and widths

Mode	v <sub>r</sub> , v	$\mu_{\text{eff}}$ , $cm^2/v$ , sec ( $ v_D  = 20 v$ )								
		W/L = 200/8	100/8	48/8	8/8	200/20	100/20	48/20	200/48	100/48
P-MOS	-11	11.4	12.0	11.1	10.6	8.4	8.1	7.7	7.7	
N-MOS	8	18.1	14.9	10.9	9.8	16.6	16.4		11.4	14.7







100

10

50

Figure 2 Drain current and voltage characteristics of MOSFETs  $(W/L = 200 \mu m/20 \mu m)$ 

