

A New GaAs MESFET with a Selectively Recessed Gate Structure

Issey OHTA, Tatsuo OTSUKI, Masaru KAZUMURA and Gota KANO

Semiconductor Laboratory, Matsushita Electronics Corporation

Takatsuki, Osaka 569, Japan

We propose a new GaAs MESFET with a unique recessed gate structure. The structure is featured by the gate recess which is formed on the original surface of an MBE-grown GaAs active layer through selective etching of the over-grown n^+ - $Ga_{1-x}Al_xAs$ source/drain layer. An excellent uniformity in the threshold voltage has been obtained over a 2"-diameter wafer. This result is attributed to the MBE-grown uniformity of the active layer thickness which remains unchanged even after formation of the gate recess. The new FET structure also offers a low source resistance because of heavy doping in the $Ga_{1-x}Al_xAs$ layer.

A variety of new processes and device structures have recently been studied for implementing the GaAs LSI's.^{(1),(2)} High uniformity of device parameters over a wafer is essentially required for fabrication of GaAs LSI's.

In this paper, we propose a new structure for a GaAs MESFET with a recessed gate, of which depth can be self-controlled by selective etching of the hetero-epitaxial layer. The new structure FET's fabricated on a substrate exhibited very high uniformity in device characteristics. A low source resistance is also provided because of the heavily doped source/drain layer.

Figure 1 shows the schematic crosssection of the new FET structure. This structure is featured by the uniformly recessed gates which are implemented utilizing selective etching for the $Ga_{1-x}Al_xAs/GaAs$ hetero-epitaxial layer. The preferential etching of $Ga_{1-x}Al_xAs$ to GaAs automatically stops at the interface, so that the thickness of the GaAs active layer can maintain the original as-grown uniformity. As a result the electrical characteristics of the FET's fabricated from one wafer will distribute in a very narrow range of fluctuation. It is also to be noted that the new FET structure offers a low source resistance because the $Ga_{1-x}Al_xAs$ layer for the source/drain region can be heavily doped with a donor impurity independently of the doping level in the GaAs active layer.

In order to obtain high uniformity in the




Fig. 1 Schematic crosssection of the new FET structure.

layer thickness and doping profile over a wafer, we have used the molecular beam epitaxy (MBE) technique with the PHI MBE/425M system. The uniformity obtainable with our system was preliminarily tested by measuring the thickness of an aluminum film grown on a 3 inch silicon substrate. The measured deviations of the film thickness throughout the wafer are within $\pm 2\%$.

For fabrication of the new structure FET devices, four layers were successively grown on a Cr-doped 2-inch (100) semi-insulating GaAs substrate; a $2.0\mu m$ thick undoped GaAs buffer layer, an n-GaAs ($\approx 1 \times 10^{17} cm^{-3}$) active layer, an $0.17\mu m$




Fig. 2 Dependence of the etching rate for $\text{Ga}_{1-x}\text{Al}_x\text{As}$ on the AlAs mole fraction x .

thick $n^+\text{-Ga}_{0.74}\text{Al}_{0.26}\text{As}$ ($\approx 8 \times 10^{17} \text{ cm}^{-3}$) source/drain layer and an $0.01 \mu\text{m}$ thick $n^+\text{-GaAs}$ ($\approx 1 \times 10^{18} \text{ cm}^{-3}$) cap layer. Silicon was employed as the n -type dopant. The temperature of the substrate, which was rotated continuously at 2 rpm, was kept at 580°C during GaAs growth and at 680°C during $\text{Ga}_{0.74}\text{Al}_{0.26}\text{As}$ growth. The typical growth rate was $1.0 \mu\text{m}/\text{H}$ for GaAs and $1.2 \mu\text{m}/\text{H}$ for $\text{Ga}_{0.74}\text{Al}_{0.26}\text{As}$. The thickness of the $n\text{-GaAs}$ active layer grown is $0.09 \mu\text{m}$ thick for the normally off enhancement-mode FET (E-FET) and $0.3 \mu\text{m}$ for the normally on depletion-mode FET (D-FET).

The active region of the FET was defined by mesa-etching. AuGe/Au films were evaporated and lifted off for the source/drain electrode. Alloy-




Fig. 3 Surface photograph of the processed 2 inch GaAs wafer.

ing was performed at 500°C in a H_2 ambience before the gate formation. The gate-recesses were formed by selective etching of the $\text{Ga}_{0.74}\text{Al}_{0.26}\text{As}$ layer through the Si_3N_4 windows using an iodine solution; $\text{KI}:\text{I}_2:\text{H}_2\text{O} = 7\text{g}:4\text{g}:177\text{g}$. Figure 2 shows the dependence of the etching rate of this etchant for $\text{Ga}_{1-x}\text{Al}_x\text{As}$ on the AlAs mole fraction x . The rates of etching $\text{Ga}_{0.74}\text{Al}_{0.26}\text{As}$ for the source/drain region and GaAs for the active region are $6 \mu\text{m}/\text{m}$ and $0.01 \mu\text{m}/\text{m}$, respectively, so that the etching of the gate region can automatically stop at the interface. The aluminum gates of $1.2 \mu\text{m}$ (L) \times $20 \mu\text{m}$ (W) was defined by the lift-off technique.

Figure 3 shows the surface photograph of the processed 2 inch GaAs wafer. Figure 4 shows the SEM photograph of a cleaved crosssection of the fabricated FET. The typical characteristics of the E-FET and D-FET are shown in Fig. 5 and Fig. 6, respectively. The transconductances, g_m 's were measured to be 0.6 mS ($+0.6 \text{ V}$ gate biased) in the E-FET and 1.9 mS (0 biased) in the D-FET, namely $30 \text{ mS}/\text{mm}$ and $95 \text{ mS}/\text{mm}$, respectively.

The experimental devices over a wide area of the substrate showed highly uniform FET characteristics. The distributions of the threshold voltage V_T measured on a 2 inch diameter wafer of the E-FET's and D-FET's are shown in Fig. 7 and Fig. 8, respectively. For the E-FET's the mean value \bar{x} and the standard deviation of distribution σ are $+0.08 \text{ V}$ and 0.016 V , respectively and for the




Fig. 4 SEM photograph of a cleaved crosssection of the FET.




Fig. 5 Typical I_{DS} - V_{DS} curves of the fabricated E-FET; gate voltage, 0.1V/step from 0.0 to 0.7V.




Fig. 6 Typical I_{DS} - V_{DS} curves of the fabricated D-FET.




Fig. 7 Distribution of the threshold voltage of the E-FET's.




Fig. 8 Distribution of the threshold voltage of the D-FET's.

D-FET's -3.59V and 0.34V , respectively. These data indicate that the significantly higher uniformity of the threshold voltage than that of conventional recessed gate FET's or implanted FET's⁽³⁾ was successfully obtained. This excellent uniformity is obviously attributed to the MBE-grown uniformity of the active layer thickness which remains unchanged even after formation of the gate recess.

The measured gate-source resistance of a D-FET is $56\ \Omega$, namely $1.12\ \Omega/\text{mm}$, which is about 70% smaller than that of the conventional recessed gate MESFET and is almost equal to that of the ion-implanted self-aligned FET with the same design.

In summary, the new GaAs MESFET with a selectively recessed gate structure has been demonstrated. The distribution of the threshold voltage of the devices fabricated on a 2 inch dia-

meter is found to be extremely uniform over a wafer. It has also been shown that the low source-gate resistance is inherent in the present new structure.

The authors wish to thank Dr. I. Teramoto and Dr. M. Takeshima for their encouragement throughout the work.

Reference

- (1) "GaAs High Speed Digital ICs", ISSCC DIGEST OF TECHNICAL PAPERS, p.37 - p.50; Feb., 1983.
- (2) John G. Posa, Electronics, p.112; Feb. 24, 1982.
- (3) R.Zucca, B.M. Welch, R.C. Eden and S.I. Long, IEEE Trans. Electron Devices, vol. ED-27, p.1109; June, 1980.