Homogeneity Improvement of LEC-Grown, Semi-Insulating GaAs by Heat-Treatment

Shintaro MIYAZAWA, Takashi HONDA and Kazuo WATANABE

Atsugi Electrical Communication Laboratory
Nippon Telegraph and Telephone Public Corporation
1839, Ono, Atsugi-shi, Kanagawa 243-01, Japan

Heat-treatment of conventional LEC-grown, semi-insulating GaAs wafers at 800°C for more than 12 hr resulted in improving crystal inhomogeneities related to dislocations. The improvement was confirmed by measuring MESFET threshold voltage standard deviation \( \Delta V \) and long term annealed substrates exhibited one half that for a nonannealed substrate. Photoluminescence study suggested that shallow acceptor like defects might be redistributed, which act as a "killer" center for Si ions being donors.

1. Introduction

GaAs integrated circuits have recently developed increasing by means of the direct ion implantation into semi-insulating GaAs substrates. Liquid-encapsulated Czochralski (LEC) grown, undoped and/or low Cr doped semi-insulating GaAs crystals are now currently used as the substrates.

However, an LEC grown GaAs crystal generally includes high dislocation density ranging from a low \( 10^{4} \) cm\(^{-2}\) to more than \( 10^{5} \) cm\(^{-2}\), and the density exhibits a \( \Delta V \) variation across a (100) wafer. Extensive studies on electrical and optical homogeneities have been collectively correlated to the the macroscopic \( \Delta V \) shape dislocation density variation. Particularly, it has been clearly observed that threshold voltage for MESFET is strongly influenced by dislocations. More recently, the authors have also found that a long term heat-treatment of the wafer prior to the ion implantation provides the improvement of crystal inhomogeneities related to dislocations.

This paper reports extended results of the heat-treatment effect on homogeneity improvement of LEC-grown, undoped and low Cr doped substrates. Evident improvement was verified by measuring a standard deviation of threshold voltage for MESFETs fabricated on wafers. The results on photoluminescence and cathodoluminescence studies were also presented so as to explain the improvement.

2. Experiments

The substrates used in this study were prepared from a direct synthesis LEC-grown, undoped and low Cr doped, semi-insulating 2 inch diameter crystals. A thickness of one-side polished wafer was 450±20 \( \mu \)m. The wafers were heat-treated at 800°C for 8 - 32 hr, with about 1500 A thick pCVD SiN cap film on both side, in a resistance furnace in flowing \( \text{N}_2 \). Followed by the annealing, about 50 \( \mu \)m thick surface layer was polished away (referred as treated wafer), considering the well-known Cr pile-up toward the wafer surface and the out-diffusion of deep level EL-2. Semi-insulating characteristics for the treated wafers was then confirmed by two-probe leakage current measurement. Some samples were etched with molten KOH in order to clarify whether dislocation density varied or not. It was noticed that dislocation density and its distribution exhibited no significant alteration even after the long term annealing.

Homogeneity improvement was finally verified by measuring a standard deviation of MESFET threshold voltage. Conventional FETs with 6 \( \mu \)m source-drain distance, 5 \( \mu \)m gate width and 1 \( \mu \)m gate length were fabricated on Si implanted
and annealed wafers. Si dose was 2.0x10^{12} cm^{-2} at 60 KeV and the activation annealing was performed at 800°C for 20 min. with a SIN cap. Moreover, sheet carrier concentration in the active surface layer was also examined with a conventional van der Pauw method.

For evaluating the homogeneity improvement, cathodoluminescence (CL) at near bandedge emission was observed at room temperature and also photoluminescence (PL) study was carried out at 4.2K.

3. Results and discussion

Figure 1(a) shows CL images for different treated wafers. Usually, CL image gives speckled bright regions, which is corresponding to dislocation clusters. When the heat-treatment was provided, CL bright region around dislocations became broader in accordance with the increasing periods. Figure 1(b) shows typical CL line scanned intensity variations. Less than about 9 hrs.

heat-treatment, a lot of fine peaks were observed, which is closely correlated to dislocation clustered cell networks. With the increase in the annealing period, CL fine peaks disappeared with increasing background intensity. The CL bright region around dislocations is sometimes referred to as a "denuded" zone, which is "depleted" of some shallow acceptor impurities or point defects. Then, inhomogeneities related to dislocation distribution might be reduced to some extent by more than 12 hrs heat-treatment. It is worth speculating that CL intensity homogenization might be due to thermal diffusion and/or redistribution of impurities and/or point defects.

Wafer homogeneity was verified by measuring (i) standard deviation \( \sigma V_{th}^{1x24} \) for about 600 FETs located on a 1x24 mm\(^2\) stripe area along the \( \langle 110 \rangle \) axis and (ii) standard deviation \( \sigma V_{th}^{5x5} \) for 625 FETs on a 5x5 mm\(^2\) area, which is comparable to actual IC chips. Table 1 summarizes the measured standard deviation values for several wafers, with an average threshold voltage, \( \overline{V}_{th}^{1x24} \). It can be noticed that an evident improvement in electrical homogeneity was obtained. The nontreated substrate showed 90-110 mV of \( \sigma V_{th} \). This large deviation is caused by high dislocation density and its distribution in as-grown state reported earlier. With increasing the annealing period, the standard deviation for both undoped and Cr doped substrates reached about one half that of the nontreated wafer. Figure 2 compares the distribution of threshold voltage across the 110 direction for the nontreated and 24 hr treated, undoped substrates. The nontreated substrate exhibits a so-called M-shaped variation closely correlated to dislocation density distribution, while the treated substrate shows more uniform distribution lying between 0 to -100 mV, which is about one half that for the nontreated substrate. Therefore, it can be concluded that the homogeneity was evidently improved.

Moreover, one notes that the average
threshold voltage $\overline{V_{th}}$(1x24) shift toward a normally-on value, as the annealing period increased. This implies that the activation efficiency for implanted Si ions became higher. Then, sheet carrier concentration $N_s$ was measured for Si implanted active layer. The measured results are shown in Fig.3 as a function of the annealing period. It is obviously shown that the activation efficiency ($N_s / \Phi , \Phi = \text{dose, } 2.0 \times 10^{12} \text{ cm}^{-2}$) increased with the annealing period. The increase in $N_s$ may be closely correlated with the increase in CL background intensity as was depicted in Fig.1(b).

Photoluminescence study was carried out for evaluating the increase in $N_s$. For this purpose, the substrate was prepared from a bulk ingot which had already annealed at 800° for 24 hrs. after the growth. For bulk-annealed substrates, the increase in $N_s$ was also confirmed. Figure 4 shows measured PL spectra around bandedge for Si implanted active surface layer and substrate backside (denoted as bulk). Full and dotted curves are corresponding to bulk and Si implanted layer, respectively. The numbers #113-0 and 133-4 mean the nontreated and 24 hr treated substrates, respectively. It can be noticed that the PL spectrum for Si implanted sample without treatment exhibits a broad band.

### Table I Measured threshold voltage and standard deviation

<table>
<thead>
<tr>
<th>Period (hr)</th>
<th>$V_{th}$ (1x24) (V)</th>
<th>$\sigma V_{th}$ (1x24) (mV)</th>
<th>$\sigma V_{th}$ (5x5) (mV)</th>
<th>$V_{th}$ (1x24) (V)</th>
<th>$\sigma V_{th}$ (1x24) (mV)</th>
<th>$\sigma V_{th}$ (5x5) (mV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>+0.044</td>
<td>119</td>
<td>99</td>
<td>+0.126</td>
<td>101</td>
<td>87</td>
</tr>
<tr>
<td>8</td>
<td>+0.042</td>
<td>101</td>
<td>94</td>
<td>-0.035</td>
<td>64</td>
<td>67</td>
</tr>
<tr>
<td>10</td>
<td>-0.032</td>
<td>76</td>
<td>74</td>
<td>-0.069</td>
<td>50</td>
<td>48</td>
</tr>
<tr>
<td>14</td>
<td>-0.067</td>
<td>59</td>
<td>63</td>
<td>-0.165</td>
<td>41</td>
<td>54</td>
</tr>
<tr>
<td>18</td>
<td>-0.130</td>
<td>69</td>
<td>50</td>
<td>-0.165</td>
<td>41</td>
<td>54</td>
</tr>
<tr>
<td>24</td>
<td></td>
<td>69</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td></td>
<td>69</td>
<td>50</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Fig.2** Threshold voltage distributions for non-treated and 24 hrs treated, undoped substrate.

**Fig.3** Sheet carrier concentration depending on annealing period at 800°. Si dose was $2.0 \times 10^{12} \text{ cm}^{-2}$. 
consisting of ~832 nm and ≥835 nm peaks, which are thought to be due to $Si_{Ga}(D)-C_{As}(A'_0)$ transition and conduction band and $Si_{Ga}(D)-Si_{As}(A'_0)$ transition, respectively. On the other hand, the spectrum for the treated and Si implanted sample (133-4) shows sharp and intense 832 nm emission. Si in As site acts as acceptor. Therefore, it can be said that the high activation efficiency for the treated substrate may be attributable to the decrease in 835 nm emission intensity, that is, when the long term annealing is carried out, As vacancies which act as a sink of implanted Si ions as well as a killer center for donors decreases effectively and allowed high sheet carrier concentration. The PL intensity for deep level EL-2, ~0.65 eV, was obtained to be not varied significantly with the annealing period.

From the preliminary results on PL measurements, it can be speculated that shallow acceptors like defects may be eliminated or redistributed by the heat-treatment, resulting in improvement of electrical homogeneity. More detailed investigation is required.

4. Summary

A long term heat-treatment at 800° for conventional LEC grown GaAs substrates was found effective and useful in improving crystal inhomogeneities associated with dislocations. A standard deviation of threshold voltage for MESFETs fabricated in heat-treated substrates reached about one half that for the nontreated one. Although dislocation-free, semi-insulating GaAs crystals are strictly demanded, the long term heat-treatment of wafers prior to IC processes makes applicable available LEC grown substrates contained high dislocations for future development of high performance GaAs LSIs.

The authors would like to express their thanks to Drs. M. Ohmori, K. Wada and K. Hoshikawa for their fruitful discussions, and also to S. Shibata for the cathodoluminescence experiments.

(References)

3) M. Bonnet, N. Visentin, B. Gonteraux, B. Lent and J. P. Duchemin, Abstract of 1982 GaAs IC Symp. (IEEE, 1982) p. 54