A High Performance, High Voltage Lateral pnp Transistor

Yoshitaka Sugawara and Tatsuya Kamei

Hitachi Research Laboratory and Takasaki Works, Hitachi, Ltd.

Hitachi and Takasaki, Japan

A new lateral transistor, the SADDL (Self-Aligned Double Diffused Lateral) transistor was developed for high voltage linear ICs. It has a self-aligned narrow n base to provide high hpg and high $f_T$, and an electric field reducible p-collector and electrodes to provide high $BV_{CEO}$.

It was confirmed that the SADDL transistor improved trade-off between $f_T$ and $BV_{CEO}$ by more than ten times that for other reported lateral transistors. A fabricated SADDL transistor of the 350 V class has a high hpg (~100), high $f_T$ (~15 MHz), and high Early voltage (>1000 V).

§1. Introduction

Recently, high voltage linear ICs, such as vertical deflection output ICs for color TVs and SLICs (Subscriber Line Interface Circuits) for time division exchange, have been developed. In these linear ICs, complementary npn and pnp transistors are required.\(^1,2,3\)

The lateral pnp transistor, shown in Figure 1(a), is widely used in linear ICs because of its process compatibility with a double diffused vertical npn transistor. But, in high voltage applications, it has a very poor performance because of its lightly doped base: to avoid punch-through between the emitter and the collector and to achieve a high breakdown voltage, a wide base width is required. This results in low current gain (hpg), low gain-bandwidth product ($f_T$) and low Early voltage. To improve its poor performance, some modified lateral transistor structures have been developed, but the $f_T$ value of these transistors are very low as compared with those of vertical npn transistors.\(^1,4,5\)

On the other hand, utilizing vertical npn and pnp transistors has led to excellent performance in some devices\(^6,7\) but the fabricating processes are complex. In this paper, in order to realize high device performance and a simple fabrication process, a lateral transistor with a new structure is presented.

§2. Device Structure

Figure 1(b) shows the cross-sectional view of the newly developed transistor, which is named SADDL (Self-Aligned Double Diffused Lateral) transistor. To achieve high hpg and high $f_T$, a narrow n base is necessary like that in the vertical transistor. Therefore, by using the self-aligned technique, the p emitter (pg) of the SADDL transistor is diffused from the same photo-etched SiO$_2$ hole that its n base (ng) is diffused from. To implement the simple fabrication process, it is desirable to diffuse pg simultaneously by the same boron diffusion process as for the p base of the vertical npn transistor.

To achieve high $BV_{CEO}$, the p$^-$ layer (p$^-$) is utilized. Its surface impurity concentration (ND) is designed to be lower than n$^-$ and higher than the n$^-$ substrate. Since the p$^-$ must act as the collector in the range of the operating voltage, p$^-$ should not be completely depleted. But, when a high voltage, which is equal to the breakdown voltage is applied to the SADDL transistor, the depletion layer should be fully extended into p$^-$, but only slightly into n$^-$. Thus, punch-through between the emitter and the

---

![Fig. 1. Cross-sectional view of lateral pnp transistors.](image-url)
Fig. 2. SADDL transistor fabricated by EPIC process and its calculation model. (The symbols O, □, △ indicate the site a, b and c, respectively.)

 collector is avoided in spite of the narrow nB, and, at the same time, the electric field at the corner of the pC - n+ junction is also reduced and high BVpBCBO is achieved.

As an integration method for high voltage ICS, the EPIC (Epitaxial Passivated Integrated Circuit) method is superior to the pn junction isolation method because of the high isolation voltage, small isolation area and no latch up actions. Therefore, the SADDL transistor, which is fabricated in the dielectrically isolated island by EPIC method, is investigated.

In order to optimize the cross-sectional dimensions of the SADDL transistor, two dimensional numerical calculations of the electric field and the breakdown voltage have been used. Figure 2 shows the calculation model for the SADDL transistor fabricated by the EPIC process. The calculation method is almost the same with that developed in a previous paper.  

Fig. 3 shows the calculational relationships between the breakdown voltage and ND for the SADDL transistors with three kinds of pC depth. When ND is much lower than each peak point of the curves, the breakdown voltage is limited to the small value by the electric field at site b shown in Figure 2(b), because the depleted layer extends into pC more easily and is abruptly stopped at pC. When ND closely approaches the value of the peak points, the breakdown voltage becomes limited by the electric field at site a and becomes a large value. When ND is higher than that of the peak points, the breakdown voltage is limited by the electric field at site c and abruptly becomes small. By using Figure 3, ND can be optimized.

The other dimension parameters, such as the length of the electrodes and SiOx thickness under the electrodes, are also optimized by using the calculational results.

Fig. 3. Calculational relationships between breakdown voltage and surface impurity concentration of pC layer, ND.

Fig. 4. Experimental relationships of BVpBCBO, pmax and fmax versus boron concentration of pC layer. The pmax and fmax are rather low because the nB impurity profiles of these samples are not yet optimized.

§3. Experimental Results
3.1 Dependence of electrical characteristics on ND
Figure 4 shows the experimental relationships of BVpBCBO, pmax and fmax versus boron dose of pC layer for the SADDL transistors fabricated by the EPIC method. Since pmax and fmax depend on the collector current (IC), their maximum values, pmax and fmax, are plotted in the figure. The curve of the collector-base breakdown voltage (BVpBCBO) shows the good qualitative agreement with the calculation curve shown in Figure 3. The pmax and fmax
increase as the boron dose increases. The collector current (Icmax), for which hpg and fT begin to decrease abruptly, also increases in proportion to the increase in boron dose. The cause seems to be the reduction of the base spreading effect,\(^9\) which results from conductivity modulation in the p⁺, and the decrease in the collector resistance.

3.2 Dependence of electrical characteristics on Ic and Vgs

Figure 5 shows the relationships between the electrical characteristics and Ic of the SADDL transistor. The area of the SADDL transistor is about 0.045 mm² and its emitter area is about 1200 µm². In order to reduce the transistor area, the field reduction region technique which was developed previously\(^8\) is utilized. The n base impurity profile is controlled to achieve the higher hpg and fT than those of the transistors shown in Figure 4. The electrical characteristics of a conventional transistor with the same area are also shown in Figure 5, but its fT is so low, less than 0.5 MHz, that it is not indicated. The hpg and fT of the SADDL transistor are very high as compared with those of the conventional transistor. The current capacity is also increased.

Figure 6 shows the common emitter output characteristics of these transistors. In SADDL transistor, the dependence of Ic on Vcgs is improved remarkably. The Early voltage is larger than 1000 V. This output characteristic is also important for high voltage linear ICs.

Figure 7 shows the dependence of fT on the applied voltage, VCE. The fT increases according to the increase in VCE, but its dependence on VCE is less than that of the improved conventional transistor, whose emitter is disposed close to the inclined n⁺ layer shown in Figure 2 in order to increase hpg and fT by utilizing the reflection effect of injected holes into the n⁺ base.\(^4\)

3.3 Trade-off between fT and BVCEO

Generally, lateral transistors have the tendency that hpg and fT become high, but BVCEO and BVCEO become low according to decreases in n base width. Figure 8 shows the trade-off between fT and BVCEO for the three kinds of lateral transistors. The solid line and the dotted line show the trade-off for the SADDL transistor and the conventional transistor, respectively. The broken line shows the trade-off
for the transistor with the structure removed np from the SADDL transistor, namely, the structure with p⁺ only. To achieve high breakdown voltage, the n⁺ base width of this transistor must be wide. It has been designed at 17.5 - 47.5μm. This transistor with p⁺ only has a trade-off of the same level as that for other modified lateral transistors which have been reported.1,4,5 The trade-off for the SADDL transistor is improved about ten times over that for the transistor with p⁺ and about a hundred times over that for the conventional transistor.

§4. Conclusion

A new lateral transistor, the SADDL (Self-Aligned Double Diffused Lateral) transistor was developed for high voltage linear ICs. It has a self-aligned narrow n base to provide high hβ and high fT, and electric field reducible p⁺ collector and electrodes to provide high BVCEO. The structure was designed using a two dimensional numerical calculation method.

The fabricated SADDL transistor has high hβ (~100), high fT (~15 MHz) and high Early voltage (>1000 V) as compared with the conventional transistor with the same high BVCEO (~350 V). The SADDL transistor was able to improve trade-off between fT and BVCEO by about ten times that for the modified transistors and a hundred times that for the conventional transistors. Such higher performance levels of the SADDL transistor allows its applications to high voltage linear ICs such as TV output circuits, SLICs for time division exchange and driver ICs for displays and motors.