Extended Abstracts of the 16th (1984 International) Conference on Solid State Devices and Materials, Kobe, 1984, pp. 355-358

# A New GaAs HJFET DCFL with Increased Logic Swing

Tatsuo Otsuki, Tetsuya Hamana, Issey Ohta, Masaru Kazumura and Gota Kano Semiconductor Laboratory Matsushita Electronics Corporation

Takatsuki, Osaka 569, Japan

We propose a new GaAs DCFL using an HJFET-driver/MESFET-load inverter, where a twice larger logic swing than that in the conventional MESFET DCFL has been obtained. The new inverter consists of the HJFET driver and the MESFET load which are formed on a single MBE-grown active layer. The difference of the built-in voltage between hetero- and Schottky-junctions permits normally-off and normally-on operations for the drivers and for the loads, respectively. Design consideration, fabrication process and experiment results are described in full detail.

#### §1. Introduction

GaAs LSI's have recently attracted much interest with respect to very high speed applications. GaAs LSI's were first initiated by circuit configulations using normally-on FET's. For larger scale integration, the direct coupled FET logic (DCFL) using normally-off FET's is desired because of its low dissipation power and simple circuitry. The DCFL, however, possesses inherent drawback that the logic swing is limited to such a small values as about 0,7 V which corresponds to the built-in voltage of the Schottky-junction. This means that the precise control of the threshold voltages of the consituent FET's on the entire wafer is required.

In this paper, we propose a new GaAs DCFL that provides twice larger logic swing than that in the conventional GaAs DCFL.

# §2. Inverter configuration -- A new HJFET/MESFET inverter

Figure 1 shows a schematic drawing of the new inverter. It is noted that a normally-off Hetero JFET (HJFET) driver and a normally-on MESFET load are formed on a single active layer by making successful use of the difference of the built-in voltage between hetero- and Schottkyjunctions. As will be discussed later, the built-in voltage of the active FET with the Heterojunction is almost twice larger than that of the



Fig. 1 Schematic drawing of the new inverter.

load FET with the Schottky-junction so that both normally-off and -on FET's can be formed on a single active layer.

### §3. Design consideration

An essential point to be considered for integrating the normally-off HJFET's and the normallyon MESFET's on a single active layer is to determine the carrier concentration N and the thickness a of the epitaxial layer.

A threshold voltage  $\rm V_T$  of the FET is generally given as a difference between the built-in voltage  $\rm V_{bi}$  and the pinch-off voltage  $\rm V_p$  accompanying following equations.

$$V_{\rm TH} = V_{\rm biH} - V_{\rm pH}$$
(1)

$$V_{\rm TM} = V_{\rm biM} - V_{\rm pM}$$
 (2)

where subscript H and M represent the MESFET and the HJFET, respectively. Since the pinch-off voltage is given by

$$V_{pH} = V_{pM} = q N_{D} a^2 / 2\epsilon$$
 (3)

Eq. (1) and Eq. (2) become

$$V_{\text{TH}} = V_{\text{biH}} - q N_{\text{D}} a^2 / 2 \varepsilon \quad (4)$$
$$V_{\text{TM}} = V_{\text{biM}} - q N_{\text{D}} a^2 / 2 \varepsilon \cdot (5)$$

 $N^{}_{\rm D}$  is the net donor concentration in the active layer.  $~{\cal E}$  is the permitivity of GaAs.

The built-in voltage  $V_{biH}$  of  $p-A1_{0.5}Ga_{0.5}As$ /n-GaAs hetero-junction is calculated as

$$V_{\text{biH}} = \frac{\xi gp - \Delta \xi c}{q} - \frac{kT}{q} \oint n \frac{N_{\text{cn}} N_{\text{pp}}}{N_{\text{A}} N_{\text{D}}} \quad . \quad (6)$$

 $\mathcal{E}_{gp}$  is the band gap of the p-Al<sub>0.5</sub>Ga<sub>0.5</sub>As.  $\Delta \mathcal{E}_{c}$  is the conduction band discontinuity. N<sub>cn</sub> and N<sub>vp</sub> are the effective density of states in the conduction band of GaAs and in the valence band of Al<sub>0.5</sub>Ga<sub>0.5</sub>As, respectively. N<sub>A</sub> and N<sub>D</sub> are net acceptor concentration in the p-Al<sub>0.5</sub>Ga<sub>0.5</sub>As layer and the net donor concentration in the GaAs layer, respectively.

The built-in voltage  $\rm V_{biM}$  of the Schottky-junction is calculated as

$$V_{\text{biM}} = \Phi_{\text{Bn}} - \frac{kT}{q} \ln \frac{N_{\text{cn}}}{N_{\text{D}}}$$
(7)

where  $\Phi_{\rm Bn}$  is a barrier height of the Schottkyjunction. In the present study where we use TaWSi as Schottky-metal,  $\Phi_{\rm Bn}$  is measured to be 0.67 eV from the I-V characteristics.

Insertion of Eq. (6) and Eq. (7) into Eq. (4) and Eq. (5) yields

$$V_{\rm TH} = \frac{\ell gp - \Delta \ell c}{q} - \frac{kT}{q} \ell n \frac{N_{\rm c} n V_{\rm p}}{N_{\rm A} N_{\rm D}} - \frac{q N_{\rm D} a^2}{2\ell} \quad (8)$$

0

$$V_{\rm TM} = \Phi_{\rm Bn} - \frac{kT}{q} \ln \frac{N_{\rm cn}}{N_{\rm D}} - \frac{qN_{\rm D}a^2}{2\varepsilon} \qquad (9)$$

The threshold voltage of a normally-on MESFET  $V_{\rm TM}$  is negative and that of a normally-off HJFET  $V_{\rm TH}$  is positive, so that we have

$$\frac{\underline{\xi}gp^{-}\underline{\Delta\xi}c}{q} - \frac{kT}{q} \ln \frac{N_{cn}N_{vp}}{N_{A}N_{D}} - \frac{qN_{D}a^{2}}{2\xi} > 0 \quad (10)$$

$$\Phi_{Bn} - \frac{kT}{q} \ln \frac{N_{cn}}{N_{D}} - \frac{qN_{D}a^{2}}{2\varepsilon} < 0 \qquad . \tag{11}$$

The present new HJFET/MESFET inverter can operate so long as Eq. (10) and Eq. (11) are satisfied. In another word, Eq. (10) and Eq. (11) are neces-



Fig. 2 Allowable range for  $\mathrm{N}_{\mathrm{D}}$  and a of a single active layer.

Egp	1.95 eV
∆ £c	0.46 eV
Ncn	4.7 x 10 <sup>17</sup> cm <sup>-3</sup>
Nvp	6.79 x 10 <sup>18</sup> cm <sup>-3</sup>
NA	I x 10 <sup>18</sup> cm <sup>-3</sup>
3	1.17 x 10 <sup>12</sup> F/cm
k	1.38 x 10 <sup>16 erg</sup> /K
т	300 K
8	1.6 x 10 <sup>19</sup> C

Table 1 Constants used for the calculation.

sary conditions that allow integration of normally-on and -off FET's on a single active layer. Numerically calculated results of Eq. (10) and Eq. (11) are shown in Figure 2 where we may find allowable ranges for  $N_{D}$  and a. Constants used for the calculation are listed in Table 1.

#### §4. Fabrication

According to the above design consideration, the carrier concentration  $\rm N_D$  and the thickness a of the epitaxial layer were determined to be 1 x  $10^{17}~\rm cm^{-3}$  and 0.13  $\mu\rm m$  for the experimental device.

Figure 3 shows major steps of the fabrication processes for the new HJFET/MESFET inverter.

Step 1 ; four layers were successively grown by MBE on a LEC-grown undoped semi-insulating substrate, a 2.0  $\mu$ m thick undoped GaAs buffer layer, a 0.13  $\mu$ m thick n-GaAs (N<sub>D</sub> = 1 x 10<sup>17</sup> cm<sup>-3</sup>) active layer, a 0.2  $\mu$ m thick p-Al<sub>0.5</sub>Ga<sub>0.5</sub>As (N<sub>A</sub> = 1 x 10<sup>18</sup> cm<sup>-3</sup>) gate layer and a 0.02  $\mu$ m p-GaAs (N<sub>A</sub> = 2 x 10<sup>18</sup> cm<sup>-3</sup>) contact layer. Silicon and Beryllium were used for the n-type and the p-type dopant, respectively.



Fig. 3 Major steps of the fabrication processes.

Step 2 ; the active region of the FET was defined by mesa-etching.  $p-Al_{0.5}Ga_{0.5}As$  layer on the active region of the MESFET was selectively removed by use of iodine solution<sup>(2)</sup>, KI : I<sub>2</sub> :  $H_20 = 7 \text{ g} : 4 \text{ g} : 177 \text{ g}$ . The etching rate of this etchant at 20 °C was 11  $\mu$ m/min for  $Al_{0.5}Ga_{0.5}$ As and 0.01  $\mu$ m/min for GaAs. Under this condition, etcing of  $Al_{0.5}Ga_{0.5}As$  automatically stopped at the interface. Therefore, the precisely controlled MBE active layer thickness was maintained even after the p-Al C.5 O.5

Step 3 ; a 0.2  $\mu\text{m}$  thick TaWSi film was deposited by RF sputtering. The weight composition of the Schottky-gate metal was Ta : W : Si = 15 : 75 : 10. The gate electrodes were formed by  $CF_4 + 0_2$  plasma etching. Self-aligned n<sup>+</sup>regions were made by  $^{29}$ Si<sup>+</sup> implantation at 150 keV with a dose of  $5 \times 10^{13}$  cm<sup>-2</sup>. Annealing was carried out at 800  $^{\rm O}{\rm C}$  for 10 minutes in  ${\rm N}_2$  ambient gas with a SiO<sub>2</sub> encapsulation film. The TaWSi Schottky-gate was extremely stable even after annealing at 800 °C. Figure 4 shows the barrier of annealing time at 800 °C. as shown in Figure

 $^4,\,\Phi_{Bn}$  is 0.67 eV and n is better than 1.2.

Step 4 ; a AuGe/Au film was evaporated and lifed off for the source/drain electrodes. Alloying was performed at 500  $^{\circ}$ C in H<sub>2</sub> ambient gas.

§5. Results and discussion
 DC characteristics of the normally-off HJFET



Fig. 4 The barrier height and the ideality factor as functions of annealing time at 800  $^{\circ}$ C.



Fig. 5 DC characteristics of the normally-off HJFET.



Fig. 6 DC characteristics of the normally-on MESFET.

and the mormally-on MESFET with the same geometry  $(W/L = 10 \ \mu m/2 \ \mu m)$  are shown in Figure 5 and Figure 6. The threshold voltage V<sub>TH</sub> of the HJFET and V<sub>TM</sub> of the MESFET are 0.1 V and -0.6 V, respectively. It is noted that this result is quite agreeable with the design consideration discussed previously.



Fig. 7 DC transfer characteristics of the new inverter and the MESFET inverter.

DC transfer characteristics of the new inverter is shown in Figure 7, comparing with that of the conventional MESFET inverter with the same geometry; W/L = 40  $\mu$ m/2  $\mu$ m for the driver, W/L = 10  $\mu$ m/2  $\mu$ m for the load. As can be seen in this figure, the logic swing of the new inverter is about 1.4 V which is almost twice larger than that of the conventional MESFET inverter.

It is noteworthy that current drive capability of the HJFET is larger than that of a MESFET in terms of the maximum drain to source current  $I_{DS}$ max. We now assume the same geometry, the same threshold voltage  $V_T$  and the same carrier concentration  $N_D$  between the HJFET and the MESFET.

Then the maximum drain to source currents  $\mathbf{I}_{\text{DS}}$  max for both FET's can be given as

$$I_{DSH \max} = \frac{K}{a_{H}} (V_{T} - V_{GH \max})^{2}$$
(12)

$$I_{\text{DSM max}} = \frac{K}{a_{\text{M}}} (V_{\text{T}} - V_{\text{GM max}})^2$$
(13)

where subscript H and M represent HJFET and MESFET. K is a constant depending on a geometry.  $V_{GH max}$  and  $V_{GM max}$  are the maximum gate bias for both FET's. Deviding Eq. (12) by Eq. (13), we have

$$I_{\text{DSH max}} / I_{\text{DSM max}} = \frac{a_{\text{M}}}{a_{\text{H}}} \left( \frac{V_{\text{T}} - V_{\text{GH max}}}{V_{\text{T}} - V_{\text{GM max}}} \right)^2 \quad (14)$$

where  $\mathbf{a}_{M}$  and  $\mathbf{a}_{H}$  are thickness of the active layer of both FET's.  $\mathbf{a}_{M}$  and  $\mathbf{a}_{H}$  are

$$a_{\rm H} = \sqrt{2 \varepsilon \left(V_{\rm biH} - V_{\rm T}\right) / qN_{\rm D}}$$
(15)

$$a_{M} = \sqrt{2 \xi (V_{biM} - V_{T}) / qN_{D}}$$
 (16)

Inserting Eq. (15) and Eq. (16) into Eq. (14) yields

$$\frac{I_{\text{DSH max}}}{I_{\text{DSM max}}} = \sqrt{\frac{V_{\text{biM}} - V_{\text{T}}}{V_{\text{biH}} - V_{\text{T}}}} \left(\frac{V_{\text{T}} - V_{\text{GH max}}}{V_{\text{T}} - V_{\text{GM max}}}\right)^{2} . (17)$$

We now use the values of 0.63 V and 1.4 V for  $V_{biM}$  and  $V_{biH}$  respectively, as discussed previously. From Figure 7,  $V_{GH \max}$  and  $V_{GM \max}$  which correspond maximum logic swings of both inverters are determined to be 1.4 V and 0.7 V, respectively. Inserting these constants and  $V_{T} = 0.1$  V into Eq. (7) yields

$$\frac{I_{\text{DSH max}}}{I_{\text{DSM max}}} = 3.0 \qquad . \tag{18}$$

This result shows that the current driving capability of the HJFET is three-times larger than that of the MESFET. It is obvious that this larger driving capability is also advantageous for high speed operations of the LSI's.

## §6. Conclusion

The new GaAs HJFET DCFL has been demonstrated. This new DCFL has almost twice larger logic swing than that in the conventional MESFET DCFL. This advantage would be quite attractive for further efforts to GaAs LSI implementation.

#### Acknowledgement

The authors wish to thank Dr. I. Teramoto and Dr. H. Takagi for their encouragement throughout the work.

References

- S. Umebachi, K. Asaki, M. Inoue, and G. Kano, "A new heterojunction FET," IEEE Trans. Electron Devices, vol. ED-22, pp. 613-614, 1975.
- (2) I. Ohta, T. Otsuki, M. Kazumura and G. Kano, "A New GaAs FET with a selectively Recessed Gate Structure," Extended Abstracts on the 15th Conference on Solid State Devices and Materials, p. 73, 1983.