Photo-CVD Dielectric Films on InP

N. Hayafuji, K. Nagahama, H. Ito, T. Murotani and K. Fujikawa
LSI R&D Laboratory, Mitsubishi Electric Corporation
4-1 Mizuhara Itami, 664, JAPAN

The characteristics of Si₃N₄ and SiO₂ on InP by photo-CVD method are investigated on their physical, chemical and electrical properties in view of application for MISFETs. Especially their deposition temperature dependence and the effects of post-annealing are studied.

The double gate depletion mode InP MISFETs are fabricated using photo-CVD Si₃N₄. The good RF output characteristics are obtained showing that photo-CVD Si₃N₄ is very promising as the gate insulator of InP MISFETs.

1. INTRODUCTION

InP is an attractive material for high frequency power FETs because of its high peak velocity, low ionization coefficients and good thermal conductivity. The achievement of stable insulator/InP interface with low surface state density is the key technique to realize the high performance InP MISFETs. Recently, several reports have been published on InP MIS interface with low surface state density, as example, anodic Al₂O₃/ native oxide double-layer or CVD SiO₂. However, many problems are left to apply those dielectrics for FETs process.

InP decomposes easily at relatively low temperature because of vaporization of phosphorous elements, so it is necessary to control the process temperature less than 300°C. The photochemical vapor deposition (photo-CVD) method is a very promising technique from a viewpoint of low temperature deposition of dielectrics on InP. However, there are few publications on characteristics of the interface between InP and dielectrics deposited by photo-CVD method.

In this report the characteristics of Si₃N₄ and SiO₂ deposited on InP by the photo-CVD method are discussed on their physical, chemical and electrical properties in view of application for MISFETs'gate insulator. Especially the effects of deposition temperature and post-annealing are examined in detail. Characteristics of the InP MISFETs using photo-CVD Si₃N₄ as the gate insulator are also discussed.

2. EVALUATION OF MIS INTERFACES

Experimental

The substrates were non-dope n-type InP with carrier concentrations of about 6 x 10¹⁵ cm⁻³ and with (100) orientation. After surface cleaning, Si₃N₄ or SiO₂ was deposited (about 1000 Å thickness) on the substrates at several temperature, using ultraviolet light with reagent gases such as SiH₄+NH₃ or SiH₄+N₂O respectively, by mercury sensitization method. Refractive indices and thickness of the films were measured by ellipsometry, and stoichiometry was characterized by infrared spectroscopy.

Characteristics such as C-V curves, I-V curves and breakdown field strength of the films were measured using MIS diodes of 400 μm diameter (Au/Si₃N₄ or SiO₂/ n-InP/ AuGe/ Ni/ Au)

Post-annealing was carried out in N₂ or H₂ atmosphere at 400°C or 600°C.

Results and discussion

Dependence of etch rate and refractive indices of Si₃N₄ and SiO₂ upon deposition temperature are shown in Fig.1. Etch rate of both films decrease with increase of deposition temperature, while refractive indices of both films increase. These may be due to decrease of porosity and strain in the films. Low refractive indices of Si₃N₄ deposited at low temperature are probably due to high contents of hydrogen atoms. This is confirmed
by measurements of infrared spectra. Refractive indices of SiO$_2$ are a little higher than those of well-known pyrolytic SiO$_2$. This discrepancy of refractive indices may be due to silicon enrichment and be improved by optimization of the deposition condition.

The C-V curves of Si$_3$N$_4$ and SiO$_2$ deposited at 300°C and annealed at 400°C in N$_2$ atmosphere for 20 mins are shown in Fig.2. Hysteresis of Si$_3$N$_4$ measured at 1 MHz is about 1 V, and frequency dispersion at accumulation side is very little. Hysteresis of SiO$_2$ are slightly larger than that of Si$_3$N$_4$, and the C-V curves at lower frequency than 1 MHz could not be measured due to its unstability. Hysteresis was not improved by post-annealing, while surface state density and frequency dispersion of dielectric constants were significantly improved as mentioned below.

Distributions of surface state density of Si$_3$N$_4$ and SiO$_2$ deposited at 300°C is shown in Fig.3, which are calculated by Terman method. Minimum values of surface state density become lower by post-annealing and by increasing of deposition temperature. Remarkable reduction of surface state density by post-annealing is observed with Si$_3$N$_4$. The minimum surface state density of $3 \times 10^{11}$ cm$^{-2}$ eV$^{-1}$ with Si$_3$N$_4$ annealed at 400°C is thought to be less enough for the application to MISFETS.
The double gate depletion mode InP MISFETs were fabricated using photo-CVD Si$_3$N$_4$ as the gate insulator. Fig.6 shows the geometry and the schematic cross sectional view of the MISFETs. The source-drain spacing is 5 µm, gate length is 1.5 µm and useful gate width is 360 µm.

The n-InP epitaxial layers were grown on Fe-doped semi-insulating substrates by chloride VPE technique. Their thickness was about 0.5 µm and the carrier concentrations were about 2x$10^{17}$ cm$^{-3}$. AuGe/Ni ohmic contacts for source and drain regions were fabricated by evaporation and the ordinary lift-off technique. After mesa definition, the channel was recessed using $\text{H}_3\text{PO}_4$ + HCl (9:1) etchant. The Si$_3$N$_4$ gate insulator was deposited at 300°C by the above mentioned photo-CVD technique and then annealed at 400°C for 20 mins in N$_2$ atmosphere. The thickness of the Si$_3$N$_4$ film was
about 1000 Å. The Ni/Au gate, 5000 Å thick, was formed by evaporation and finally the windows were opened in the source and drain region for bonding areas.

Fig. 7 shows the typical I-V characteristics. The transconductance shown in this figure is about 20 mS/mm, while at 80 μsec pulsed gate bias mode it becomes 40 mS/mm. This means that the higher surface potential excursion occurs at higher frequency gate bias, as the case observed with conventional CVD SiO₂ gate insulator. (1) The loop in the I-V curve may be mainly due to the hysteresis of the gate insulator.

The output power at 8 GHz with 14.5V drain bias is plotted in Fig. 8 as a function of input power. The linear gain is about 9 dB and 1 dB compression is at 310 mW (0.86 W/mm) output power with 33 % power added efficiency. The measured highest output power of 370 mW (1 W/mm) is obtained at 16.2 V drain bias with 32 % power added efficiency. The long term drifts of drain currents and RF output power are not observed when RF characteristics are measured. Considering that the parameters of the fabricated FETs are not optimized for power devices, these RF output characteristics are excellent showing the good quality of the photo-CVD Si₃N₄ as the gate insulator for InP MISFETs.

4. CONCLUSION

The quality of photo-CVD Si₃N₄ and SiO₂ on InP are found to be improved with increase of deposition temperature from the results of etch rate, refractive indices and infrared spectra measurements.

The characteristics of MIS interfaces tend to be improved by post-annealing. The minimum surface state density of 3x10¹¹ cm⁻² eV⁻¹ is obtained with photo-CVD Si₃N₄ annealed at 400°C.

InP MISFETs using photo-CVD Si₃N₄ as the gate insulator have the excellent RF output characteristics at 8 GHz of 9 dB linear gain and 310 mW (0.86 W/mm) output power with 33 % power added efficiency at 1 dB gain compression point.

REFERENCES

(3) D. Fritzschke, Inst. Phys. Conf. 50 (1980) 258
(4) D. L. Lile, ibid. 56 (1980) 493