A High S/N Design on Multilevel Storage Dynamic Memory

Y.Nakagome, M.Aoki, M.Horiguchi, S.Ikenaga, and K.Shimohigashi

Central Research Laboratory ,Hitachi, Ltd.

Kokubunji,Tokyo 185,Japan

A High S/N design is presented of an XY addressed MultiLevel Storage (XY-MLS) 1-Tr dynamic memory circuit. An XY-MLS sense circuit employs both a differential sensing scheme by using a folded data-line structure and charge transfer (C.T.) preamplifier for detecting very small MLS signal voltage. The S/N ratio analysis clarifies that the major causes of S/N degradation are mismatch in storage capacitance $\Delta C_S/C_S$ and leakage charge Q_L. Values of $\Delta C_S/C_S < 10\%$ and Q_L<1.5fC are required to achieve 4 bits/cell storage. High S/N design will assure four times the density of DRAMs, thus permitting the XY-MLS scheme to fit for the Semiconductor File Memory.

1. INTRODUCTION

Recently, demands for faster file memories utilizing semiconductor means have been increasing. One possible approach is to use DRAMs, EEPROMs or SRAMs. This approach, however, suffers from essentially high bit cost compared with magnetic means.

The XY addressed MultiLevel Storage (XY-MLS) scheme has been proposed to realize Semiconductor File Memories¹⁾. Key features of the XY-MLS are:

- usage of standard 1-Tr dynamic memory cells.
 MLS signal reading/writing by application
- of the staircase pulse to the word line.
- (3) utilization of the charge transfer (C.T.) preamplifier for accurate sensing of the very small MLS signal voltage.

Density of the XY-MLS memory depends completely on both signal and noise characteristics of the sensing circuit. In this paper, detailed analysis and design on signal to noise ratio in the proposed scheme is made to clarify the limitations. Next, design criteria to establish 4 bits/cell storage or more will be shown. Analytical expressions for signal degradation and noise were successfully developed. Experimental verification of the analyses by using a 4K test memory circuit is also presented.

2. CIRCUIT OPERATION


The XY-MLS test circuit is shown in Fig.1.

Required sensing accuracy has been realized by the following means:

- differential sensing employing a standard folded data-line structure.
- (2) signal voltage amplification (xC_D/C_I) through signal charge transfer from a data line(C=C_D) to a sense amplifier input(C=C_T).

A schematic diagram and observed waveforms of 16 levels/cell storage XY-MLS test circuit operation are shown in Fig.2. During the write operation, a 16-level descending staircase pulse $\phi_{\rm X}({\rm j=15,14,---,0})$ is applied to the word line. The data line voltage is changed from low to high during the intended period of staircase pulse.

During the read operation, a 16-level ascending staircase pulse $\phi_{\chi}(i=0,1,--,15)$ is applied. Signal charges appearing on the data line are transferred to the sense amplifier (S.A.) input, and are compared with dummy charges. A cross-coupled pair of S.A. detects the sign of the signal voltage S_{i-j} in every staircase step.



Thus, sensing accuracy is directly related to signal to noise ratio at the sense amplifier input. $\varDelta \phi_{\rm X}$, $\tau_{\rm R}$ and $\tau_{\rm W}$ in Fig.2 denote staircase pulse step, and read and write times, respectively.

3. S/N IN XY-MLS MEMORY

3.1 Analysis

Memory cell transistors operate under weak inversion conditions during both writing and reading operations. The approximate expression for signal voltage S_{i-j} is shown in Table I. Here, K is the current amplification factor for a single staircase pulse step. Write and read times, τ_W and τ_R , as well as inverse subthreshold slope X are the major factors in determining the signal voltage S_{i-j} . The threshold voltage substrate bias modulation factor γ also affects the signal.

Device mismatches between a pair of data lines are the major cause of signal degradation. These are:

- (1) deviation of half the storage capacitance $C_S/2$ from the dummy cell capacitance C_{SD} : $\Delta C_S = C_{SD} - C_S/2$.
- (2) mismatch of S.A. input capacitances : ΔC_{T} .
- (3) differences in threshold voltages between a cross-coupled pair : ΔV_{T} .


An amount of signal degradation due to $\rm V_T$ mismatch can be minimized and is about $\Delta \rm V_T$, when the S.A. operation speed is slow²⁾. Expressions of signal voltage degradations S_{i-j} are summarized in Table I.

Random fluctuation in the data line voltage has been found and it is attributed to 1/f noise and kTC switching noise in the charge transfer preamplifier³⁾. The former is proportional to C_D/C_I , while the latter is proportional to $\sqrt{C_D}/C_I$. These expressions are also summarized in Table I. The 1/f noise dominates for practical C_D values. The overall signal to noise ratio is expressed as:

 $\frac{S}{N} = \frac{S_{i-j} - |\Delta S_{i-j}|}{\sqrt{2}N}$

The S/N ratio is evaluated by measuring detection error rate. The detection error rate \in is: $\sqrt{\infty}$

$$\mathcal{E} = \int_{S/N}^{\infty} \exp(-t^2/2) \, dt \, .$$



(b) Waveforms of the operation in a test circuit Fig.2 Operation scheme of an XY-MLS circuit

Table I	Signal	and	noise	expressions
---------	--------	-----	-------	-------------

Signal Si-j			$\frac{1}{1+\eta} \cdot \frac{\underline{C}s}{\underline{C}_{1}} \left[\alpha \log(\frac{\underline{c}_{W} + \underline{c}_{R} K_{L} K^{i-j+2}}{\underline{c}_{W} + \underline{c}_{R} K_{L} K^{i-j+1}}) - \frac{1}{2} \varDelta \varphi_{x} \right]$	
Signal Degradation ⊿Si-i	Storage Cap. Mismatch		$\frac{1}{1+\eta} \cdot \frac{C_s}{C_1} \cdot \Delta \phi_{\chi} \cdot \frac{\Delta C_s}{C_s}$	
	S.A. Input Cap. Mismatch		$\frac{1}{2} \frac{1}{1+\eta} \cdot \frac{C_{s}}{C_{1}} \left[\varkappa \log(\frac{c_{W} + c_{R} K_{L} K^{i-j+2}}{c_{W} + c_{R} K_{L} K^{i-j+1}}) + \frac{1}{2} \varDelta \phi_{x} \right] \frac{dC}{C_{1}}$	
<u>до</u> [-]	S.A. Mi	V _T smatch	∆VT	
Random Noise from C.T. Preamp.	$\frac{1}{f}$	Noise	$\frac{q}{C_{0x}}\sqrt{\frac{n_{Te} \cdot U}{W \cdot L}} \cdot \frac{C_{D}}{C_{1}}$	
N	kTC	Noise	$\frac{1}{2}$ kTC _D $\cdot \frac{1}{C_1}$	

3.2 Experimental verification


Analysis is verified through experiments with a 4K bit XY-MLS test circuit. There is about 17% mismatch in $C_S (\Delta C_S/C_S=0.17)$ judging from an observed waveform at the S.A. input of the test circuit. Measured detection error rates are shown in Fig.3. Theoretical error rate dependence on the staircase pulse step $\Delta \phi_X$ is also given in Fig.3, which is calculated with the value of capacitance mismatch $\Delta C_S/C_S=0.17$. Theoretical results are in good agreement with experiments. A staircase pulse step $\Delta \phi_X$ of 110 mV is required to suppress the error rate down to 10^{-20} in a test circuit. On the other hand, 60 mV is sufficient if there is no mismatch. Thus, $\Delta C_S/C_S$ minimization is important for high S/N design.

4. HIGH S/N DESIGN

Several design criteria to achieve 4 bits/cell storage are shown with a single 5 V power supply. It is assumed that $C_S=60~fF, C_D=0.4~pF$ and $C_I=30~fF$ taking into consideration of the compatibility with DRAMs. Key design parameters for high S/N design are the following.

4.1 The read/write time ratio, $\tau_{\rm R}^{\prime}/\tau_{\rm W}$

The effect of $\tau_R^{}/\tau_W^{}$ on S/N ratio is shown in Fig.4. If $\tau_R^{}/\tau_W^{>1}$, signal voltage S₁ is




rates as functions of $arDelta \phi_{\mathrm{x}}$

degraded because the signal charge flows out prior to the intended timing. On the other hand, if $\tau_R / \tau_W < 1$, S₀ is degraded because signal charge does not flow out at the intended timing. The optimum condition is $\tau_R = \tau_W$, which gives an S/N ratio of 140. An S/N ratio of 9.3 is required to suppress the error rate down to 10^{-20} . Consequently a margin of 130 can exist for signal degradation. If there is an 10% deviation in τ_R / τ_W , it results in an S/N degradation of about 3.3. So, the τ_R / τ_W deviation is not the major cause of degradation.

4.2 Device mismatches

The effect of capacitance mismatch on S/N is shown in Fig.5. Here τ_R/τ_W =1.1 is assumed. Storage capacitance mismatch $\varDelta c_S^{}/c_S^{}$ affects the signal twice as much as that of the






Fig.5 S/N dependence on capacitance mismatch

S.A. input capacitance $\Delta C_{I}/C_{I}$. Both $\Delta C_{S}/C_{S}$ and $\Delta C_{I}/C_{I}$ should be less than 0.1 to suppress S/N degradation less than 50.

Additionally, $V^{}_{\rm T}$ mismatch $\varDelta V^{}_{\rm T}$ should be as low as 20 mV to suppress S/N degradation to below 20. 4.3 Leakage charge:Q^{}_{\rm T}

The effect of leakage charge Q_L on S/N is shown in Fig.6. In this calculation $\Delta C_S / C_S = \Delta C_I / C_I = 0.1$ are assumed. Assuming that the maximum permissible S/N degradation is 30, the leakage charge Q_L should be less than 1.5 fC.

4.4 Discussion

Worst case S/N degradations as a function of staircase pulse step $\Delta \phi_{\chi}$ are shown in Fig.7. Since the worst case S/N ratio is expected more than 30, 4 bits/cell storage is feasible through optimum designs presented here. This figure also shows that both storage capacitance mismatch and leakage charge are the major causes of S/N degradations.

If it is realized that $\Delta C_S / C_S = \Delta C_I / C_I < 0.05$, $\Delta V_T < 10 \text{ mV}$ and $Q_L < 0.5 \text{ fC}$, 5 bits/cell storage is achievable. Design objectives are summarized in Table II.

5. CONCLUSION

Analysis and design on signal to noise ratio in the XY addressed MultiLevel Storage scheme has been presented. The formulation of signal to noise ratio has been derived and verified through experimentation. The key factors in high S/N design are reduction of both storage capacitance mismatch $\Delta C_S / C_S$ and leakage charge Q_L . Values of $\Delta C_S / C_S < 0.1$ and $Q_L < 1.5$ fC are required to achieve a 4 bits/cell storage with 5 V power supply.




Fig.6 S/N dependence on leakage charge

ACKNOWLEDGEMENT


The authors would like to thank for Dr. M.Kubo and Dr. T.Masuhara for their intensive support of this research, and for T.Hayashida and Y.Sakai for device fabrication. They also owe thanks to Dr. K.Ito, Dr. Y.Takano and Mr. O.Minato for their helpful discussions.


REFERENCES

(1) M.Aoki et. al.,"A 16-Levels/cell Dynamic Memory", ISSCC Digest of Technical Papers, p246, 1985.

(2) H.Masuda et. al., "A 5 V-Only Dynamic RAM Based on High S/N Design", IEEE J. Solid-State Circuits, vol.SC-15, p846, 1980.

(3) T.Ozaki et. al., "Noise Modelling of New MOS Imaging Device using Random Noise Suppression Circuits", Extended Abstracts of the 16th Conf. on Solid-State Devices and Materials, Japan, p491, 1984.





		Test Circuit	High S/N Design		
		Test Grout	4 bits/cell	5 bits/cell	
Capacitances	Cs	60 fF	> 60 fF		
	C,	140 fF	< 30 fF		
	Co	0.8 pF	< 0.4 pF		
Deviation of $\frac{\overline{C_R}}{\overline{C_W}}$ from 1			< 10 %		
Device Mismatches	$\frac{\Delta C_1}{C_1}, \frac{\Delta C_S}{C_S}$	<u>⊿Cs</u> ≃17 %	< 10 %	< 5 %	
	∆V⊤		< 20 mV	< 10 mV	
Leakage Charge	۵) 	≲ 1.5 fC	≲0.5 fC	