# High Aspect Ratio Hole Filling with CVD Tungsten for Multi-level Interconnection

K. Suguro, Y. Nakasaki, S. Shima, T. Yoshii, T. Moriya and H. Tango

VLSI Research Center, Toshiba Corporation, 1 Komukai Toshiba-cho, Saiwai-ku, Kawasaki, 210, Japan

Newly developed processing for high aspect ratio (about 3) hole filling by W-CVD combined with Si sidewall technique and resist etchback is proposed. Moreover, a novel W/TiN/TiSi<sub>2</sub> structure is proposed in order to suppress rapid silicidation of W at temperatures higher than 800°C.

### 1.Introduction

For realizing reliable quarter micron VLSI and three dimensional LSIs, planarizing the interlevel insulator and filling high aspect ratio holes with metal are indispensible. RF bias sputtering<sup>(1)</sup>, selective CVD W<sup>(2-4)</sup> and blanket CVD W/WSi<sub>2</sub><sup>(5)</sup> combined with in situ etch-back to form planarized via-hole filling have been reported. However, complete hole filling without voids for an aspect ratio over one has not yet been reported.

In this paper, a newly developed processing for high aspect ratio (about 3) hole filling by W-CVD combined with Si sidewall technique and resist etch back is proposed. The underlying layer can be any conductive material and can be applied to filling holes of various depths at the same time. Moreover, a novel W/TiN/TiSi<sub>2</sub> structure was applied in order to suppress rapid silicidation of W at temperatures higher than 800°C.

#### 2. Experiments

Selective and non-selective tungsten or W silicide was deposited in a cold wall LPCVD reactor with a heated susceptor. The samples were finally dipped in 1 % - HF solution before being set in an equipment. Four kinds of reaction were performed, as follows.

$$2WF_{6} + 3Si \longrightarrow 2W + 3SiF_{4} \quad (1)$$

$$2WF_{6} + 3H_{2} \longrightarrow 2W + 6HF \quad (2)$$

$$WF_{6} + 3/2 SiH_{4} \longrightarrow W + 3/2 SiF_{4} + H_{2} \quad (3)$$

$$WF_{6} + 2SiH_{4} \longrightarrow WSi_{2} + 6HF + H_{2} \quad (4)$$

All depositions were performed at substrate temperatures between  $360-500^{\circ}$ C. The filling process is shown in Fig. 1. First, 300-1000 Å poly Si sidewall was formed inside the deep hole by using poly Si deposition with LPCVD and etching back by RIE. Second, 500 Å selective W was deposited by reaction (1). Third, 700-800 Å W-Si alloy was deposited by reaction (4) for adhesion improvement. Finally, about 1 µm blanket W was deposited by reaction (2) or (3). Photoresist was employed as planarizing material and etched off together with the underlying metal layer.

For high temperature annealing,  $TiN/TiSi_2$ was employed as a reaction barrier layer between W and Si. TiN was deposited by reactive sputtering Ti target in N<sub>2</sub> and Ar. TiSi<sub>2</sub> was sputtered by a composite target.



Fig.1 Process sequence of via-hole filling.

### 3. Results and discussion

Fig. 2 shows the ratio of minimum sidewall thickness to top tungsten thickness as a function of the aspect ratio of the hole measured by SEM observation. Hole depth was 2.2 µm. The step coverage over the hole was better for reaction (2) ( 150-200 Å/min ) than for a reaction (3) ( 1000-1500 Å/min ). Deposition temperature was 380°C. A slower deposition rate is considered to be better for step coverage, since the stagnant layer thickness would become thinner for slower deposition rates. Therefore, the blanket W was deposited by reaction (2). Fig.3 shows a crosssectional view of a hole filled with CVD-W. Hole depth and width were 2.2 µm and 0.75-0.8 µm, The aspect ratio of the contact respectively. hole was about 3. No void was observed by SEM as shown in Fig. 3. The filling W / Si contact property was examined for 0.75-1.6 µm contact size of with 2.2 µm hole depth. For the N<sup>+</sup> Si. As concentration at the surface was  $2.5 \times 10^{20}$  cm<sup>-3</sup> for the P<sup>+</sup> Si, Boron concentration was and  $2 \times 10^{20}$  cm<sup>-3</sup>. Fig. 4 shows that the contact resistivity was below  $1 \times 10^{-6} \Omega \cdot cm^2$  even for a submicron contact hole after annealing at 600°C for 60 min.

Tungsten is known to react with Si to form W silicide above  $650 \,^{\circ}C$ <sup>(6)</sup>. In order to suppress silicidation of W , TiN/TiSi<sub>2</sub> barrier layer was interposed between W and Si. The reduction in free energy by nitridation is larger for Ti than for W , therefore, W/TiN interface is stable.



Fig.2 Step coverage for tungsten as a function of the hole aspect ratio.



Fig.3 Hole filling with CVD-W. (A) During etching (B) After etching.



Fig.4 Contact resistivity of W/Si contact after 600°C annealing, as a function of contact size.

Fig. 5 shows the X-ray diffraction pattern of W/TiN/TiSi<sub>2</sub>/Si structure after annealing at 600-950°C for 30 min. W did not react with Si even after annealing at 900°C for 30 min.

The W/Si system reaction rate is examined by Taly-step measurement and the X-ray diffraction peak height of body centered cubic (110)W. W has a strong (110) preferred orientation. Since W absorbs Cu K $\alpha$  X-ray, the W(110) peak (20 = 40.3°) intensity is measured as a function of tungsten thickness. The results is shown in Fig. 6. The theoretical curve was calculated from the linear absorption coefficient  $(170.5 \text{ cm}^2/\text{g})$  and density  $(19.3 \text{ g/cm}^3)$  of W. The theory and experimental results match shows the validity of the silicidation rate evaluation. Fig. 7 shows the reaction rate for the W/Si and W/TiN/TiSi2/Si systems. The silicidation rate is plotted as the Activation energy values were W reaction rate. 2.9 eV and 2.29 eV, respectively.

This difference means that the reaction limiting process for the latter system is not a W/Si reaction. The limiting process is considered as Si supply through the TiN/TiSi, layer. The Si supply was accomplished by diffusion through localized defective spots in The reaction rate with barrier layer TiN layer. is 2-2.5 orders of magnitude lower than W/Si system. Fig. 8 shows SIMS in-depth profiles for W, Ti, Si and B after annealing at 900°C for 30 min. No Si atoms were found in the W layer, which means that tungsten silicidation did not occur. Boron outdiffusion was also suppressed  $0.9 - 1.0 \times 10^{20} \text{ cm}^{-3}$ by TiN layer. boron concentration at the Si surface was not changed after annealing.

In Fig. 9 the contact resistivity dependence on annealing temperature is shown. Without the reaction barrier, the contact resistivity between W and Si abruptly increased above 800°C, due to rapid consumption of the highly doped Si layer. By using the TiN/TiSi<sub>2</sub> layer, the Si transport was found to be suppressed and the contact resistivity below  $1 \times 10^{-5} \Omega \cdot cm^2$  was obtained at 900°C for 30 min.







Fig.6 X-ray intensity of (110)W peak as a function of W thickness.

## 4. Summary

A process for high aspect ratio via-hole filling is proposed. By using W-CVD combined with Si sidewall and resist etch-back, a hole with aspect ratio of 3 was completely filled. The contact property of the filling W/ Si shows very low contact resistivity after annealing at  $600^{\circ}$ C-700°C. After high temperature annealing at higher than  $800^{\circ}$ C, the TiN/TiSi<sub>2</sub> barrier layer was found to be effective. Good ohmic contact was obtained, even after annealing at  $900^{\circ}$ C for 30 min without W silicidation.

This work was performed under the management of the R&D Association for Future Electron Devices as a part of the R&D Project of Basic Technology for Future Industrial Science and Technology, MITI.

## 5. References

- T. Mogami et al., Ext. Abst. 16th Int. Conf. on Solid State Devices and Mat., Kobe, p.43 (1984)
- (2) T. Moriya et al., IEDM Tech. Digest, p.550 (1980)
- (3) R Blewer et al., IEDM Tech. Digest, p.852 (1984)
- (4) H. Ito et al., IEDM Tech. Digest, p.606 (1985)
- (5) G.C. Smith, V-MIC Conf. Abstract p.350 (1985)
- (6) K.N. Tu and J.W. Mayer in "Thin Films ---Interdiffusion and Reaction" ed. by J.M. Poate et al., Wiley, New York, p.359 (1978)



Fig.7 Tungsten reaction rate as a function of 1/T.



Fig.8 SIMS in-depth profiles for W, Ti, Si and B for W/TiN/TiSi<sub>2</sub>/Si system after annealing at 900°C for 30 minutes.



Fig.9 Contact resistivity as a function of annealing temperature.