GaAs Inversion-Base Bipolar Transistor (GaAs IBT): Future Transistor of Completely New Principle

Kazuhiko Matsumoto, Yutaka Hayashi, Nobuo Hashizume, Takaumi Yao, and Toshiaki Kinosada*
Electrotechnical Laboratory
1-1-4 Umezono, Sakura-mura, Niihari-gun, Ibaraki, 305 JAPAN

A GaAs bipolar transistor with a SIS FET-like structure and with its base formed by two-dimensional hole gas was first fabricated. Since the transistor has an extremely thin inversion hole layer working as a base layer, the transistor is expected to exhibit extremely good high-frequency/high-speed characteristics. The current gain of $\beta = 5.6$ at 77K and $\beta = 17.1$ at 300K was obtained in the common-emitter mode.

§1. Introduction

The high electron-mobility property and the band-engineering capability of III-V compound semiconductors have attracted device people to try and apply the materials for various high-frequency/high-speed devices. GaAs hetero-junction bipolar transistors (HBT) and hetero-junction FETs (e.g. HEMTs) are the examples of such devices.

Hetero-junction FETs are already in practical use as high frequency amplifiers and are also under development as LSIs (e.g. 4Kb-SRAM). Also, a hetero-junction FET of a Si MOSFET analogy, SIS FET, has been reported by the present authors1).

On the other hand, HBT are still in the developmental stage. Main reasons for a rather slow progress lie in the technical difficulties in crystal growth and fabrication process peculiar to compound semiconductors. Especially, a base layer of a very thin ($\approx 1000\AA$) and highly doped ($\approx 10^{19}/\text{cm}^3$) semiconductor, sandwiched between other kinds of semiconductor, has been the source of many limitations.

Nevertheless, we would like to see the thickness of the base layer further reduced without reducing the sheet conductivity of the layer for better high-frequency/high-speed performances.

Another important aspect of HBTs which we would like to see developed, and which is lacking with the present HBT technology, is the compatibility of the fabrication technology with that of hetero-junction FETs. If this could be realized, we would have FET/bipolar integrated circuits as we already have MOSFET/bipolar integrated circuits with the Si technology.

In the present paper, we propose a completely new type of GaAs bipolar transistor with a base formed by two-dimensional inversion hole gas. We name this new transistor a “GaAs Inversion-Base Bipolar Transistor (GaAs IBT)”.

The base thickness of the GaAs IBT corresponds to that of the inversion layer which is more than ten times thinner than that of a conventional GaAs HBT. The base resistance remains low owing to the high hole-density and to the high hole-mobility2) in the inversion layer. Furthermore, the fabrication process is easier compared to that of the GaAs HBT, and is almost the same as that of a GaAs SIS FET. Therefore, the GaAs IBT is very likely to be employed in future GaAs-based high-speed integrated circuits.

* Permanent address: SHARP CORPORATION, 2613-1 Ichinosoto-cho, Tenri-shi, Nara, 632 JAPAN
§2. Device structure

The structure of the GaAs IBT is shown in Fig. 1. The transistor has an n⁺-GaAs layer as an emitter, an n⁻-GaAs layer as a collector, an undoped thin AlAs layer between them, and has a self-aligned external-base p⁺-GaAs region. The most significant feature of the GaAs IBT is that there is no metallurgical base-layer present, and that an undoped thin AlAs layer is present between the emitter and the collector layers.

§3. Principle of operation

Fig. 2 shows the energy-band diagram of the GaAs IBT in which the emitter-base bias of $V_{EB}=1.8\,\text{V}$ and the base-collector bias of $V_{BC}=0\,\text{V}$ are applied in the common-base mode. The emitter-base bias of more than $V_{EB}=1.8\,\text{V}$ is necessary for the GaAs IBT of a particular dimension described in §4 to exhibit the transistor action. The bias of $V_{EB}=1.8\,\text{V}$, which consists of the bias across the AlAs layer of 0.4V and the surface potential of the n⁻-GaAs collector of $V_s=1.4\,\text{V}$, makes the surface of the n⁻-GaAs collector at the n⁺-GaAs/AlAs interface inverted. The strong inversion hole layer thus formed is connected with the external-base p⁺-GaAs layer.

In fact, at the emitter-base bias of more than $V_{EB}=1.8\,\text{V}$, the current was observed to flow between the two biased external-base regions (the external-base region is divided into two regions as shown in Fig. 1), and the device showed FET characteristics.

The inversion hole layer thus formed works as an extremely thin base layer of the GaAs IBT. The valence band discontinuity at the n⁺-GaAs/AlAs interface is so high ($\Delta E_v=0.5\,\text{eV})$ that the holes are confined at the interface. The electrons in the n⁺-GaAs emitter, which have a lighter mass, can tunnel through the thin and low ($\Delta E_c=0.2\,\text{eV})$ AlAs barrier-layer, pass through the inversion base layer and reach the collector after falling down the slope of the collector depletion layer.

Any increase of the emitter-base voltage beyond $V_{EB}=1.8\,\text{V}$ is applied not to the collector depletion layer but to the AlAs barrier layer, because the collector layer is shielded by the inversion hole layer. Therefore, the increase in the emitter-base bias is used only to make thinner the triangular potential-barrier of the conduction band, which increases the electrons that can tunnel through the AlAs barrier layer and increases the collector current.

By changing the base-collector bias $V_{BC}$, the collector current is not modulated. This is because the change of the base-collector bias $V_{BC}$ is used only to modulate the collector depletion layer and is not used to modulate the triangular potential-barrier of the conduction band. This is again due to the shielding effect of the inversion hole layer at the AlAs/n⁻-GaAs interface.
§4. Device fabrication

The crystal used was grown by MBE, and has the following structure: HB $n^-$-GaAs substrate (Si doped, 300µm)/$n$-GaAs (Si doped, $1\times10^{16}/cm^3$, 1.5µm)/undoped AlAs (100Å)/$n^+$-GaAs (Si doped, $1\times10^{18}/cm^3$, 5000Å). A 5000Å tungsten-nitride (WN) layer was deposited by sputtering technique on the top $n^+$-GaAs. The WN layer and the $n^+$-GaAs layer were selectively etched to form an emitter of 50µmx50µm. Using the WN and the $n^+$-GaAs layers as a mask, magnesium (Mg) ions were implanted to form the self-aligned external-base $p^+$-GaAs region. The sample was then flash annealed at 800 °C for 30 seconds without a cap under an arsenic pressure. Ohmic electrodes were formed to the top $n^+$-GaAs, the ion implanted $p^+$-layer and the back side of the HB GaAs substrate for the emitter, base and collector electrodes, respectively.

§5. Experimental results

Fig. 4 shows the transistor characteristics measured at 77K in the common-base mode. The collector current $I_C$ increases almost uniformly with a constant emitter current step, and reaches $I_C=7.5mA$ or $I_C=3\times10^4mA/cm^2$ at $I_B=10mA$. The current gain is $\alpha=0.8$. The collector current $I_C$ begins to decrease rapidly at around the base-collector bias of $V_{BC}=-1.2V$. This is due to the current flowing through the forward-biased base-collector pn-junction.

Fig. 5 shows the transistor characteristics in the common-emitter mode at 77K. The collector current reaches $I_C=9mA$ or $I_C=3.6\times10^5mA/cm^2$ at the base current of $I_B=2mA$. The current gain is $\beta=5.6$. 

![Collector current vs. base-collector bias characteristics of GaAs IBT in common-base mode at 77K.](image1)

![Collector current vs. emitter-collector bias characteristics of GaAs IBT in common-emitter mode at 77K. Base current increases from 0mA to 2mA with 0.5mA step.](image2)
The transistor also worked at 300K, and showed the current gain of $\alpha = 0.92$, and $\beta = 17.1$ in the common-base and common-emitter modes as shown in Figs. 6 and 7, respectively. In the common-emitter mode, the collector current reaches $I_C = 39 mA$ at $I_B = 2 mA$, which corresponds to $I_C = 1.56 \times 10^6 mA/cm^2$, and is about five times larger than that at 77K. The increase of the current gains $\alpha$, $\beta$, and of the collector current $I_C$ at 300K than at 77K is due to the increase of the number of the thermally-stimulated electrons which can go over the AlAs barrier from the n'-GaAs emitter to the n'-GaAs collector.

§6. Conclusion

We have fabricated the first GaAs bipolar transistor with the base formed by an inversion hole layer. The transistor worked exactly in a manner expected from the principle of operation. The current gains were $\alpha = 0.8$ and $\beta = 5.6$ at 77K, and $\alpha = 0.92$ and $\beta = 17.1$ at 300K for the common-base and common-emitter modes, respectively.

The Authors wish to thank Dr. T. Tsurushima for his continuous encouragement for the present work. They are also indebted to Prof. K. Tomizawa, Prof. T. Kurosu, and Prof. K. Iida for their helpful suggestions.

References


3) J. Batey and S.L. Wright, "Energy band alignment in GaAs-(Al, Ga)As heterostructures: The dependence on alloy composition", to be published in J. Electronic Materials

Fig. 6 Collector current vs. base-collector bias characteristics of GaAs IBT in common-base mode at 300K. Emitter current increases from 0 mA to 10 mA with 2 mA step.

Fig. 7 Collector current vs. emitter-collector bias characteristics of GaAs IBT in common-emitter mode at 300K. Base current increases from 0 mA to 2 mA with 0.5 mA step.