Material Dependence of Initial Failure Rates of Josephson Junctions


Fujitsu Limited

10-1, Morinosato Wakamiya, Atsugi 243-01, Japan

The initial failure rates of Josephson junctions were evaluated with measuring 8K-bit memory cell arrays. Three kinds of junctions; Pb-In-Au/Pb-Bi, Nb/Pb-Bi and Nb/AlOx/Nb, showed average initial failure rates of 1.06%, 0.13% and 0.076%, respectively. The Nb/AlOx/Nb junctions showed the smallest failure rate, also exhibited high yields in checks of shorts and breaks by using a prober. It is concluded that Nb/AlOx/Nb junctions are very promising as elements for large-scale integrated circuits.

1. INTRODUCTION

High switching speed devices with Josephson junctions have been studied energetically and applications to circuits have been developed. As circuit integration increases, the quality of junction material becomes important. Hitherto, the Josephson circuits were fabricated with lead-alloy electrodes\(^1\). But they were unreliable in terms of critical current variation and yield of junction. More recently, the Josephson junctions with refractory materials such as Nb\(^2\) and NbN\(^3\) were developed, and the high quality of their characteristics was exhibited. Particularly, Nb/AlOx/Nb junctions were reported to have excellent junction characteristics\(^4,5\). However, the feasibility of integrated circuits using Nb/AlOx/Nb junctions has not been reported.

We fabricated 8K-bit Josephson memory cell arrays with three kinds of junction materials; Pb-In-Au/Pb-Bi, Nb/Pb-Bi and Nb/AlOx/Nb. Characteristics of these cells, in particular, the initial failure rate of cells, were evaluated to examine the application to integrated circuits.

2. DESIGN OF 8K-BIT MEMORY CELL ARRAY

Figure 1 is a photograph of an 8K-bit memory cell array. The chip, 5x5 mm\(^2\), contains 8192 cells arranged in 128 columns and 64 rows. The chip has 42 pads to measure I-V characteristics of cells and shorts/breaks in inter-connecting wiring. The layout of a unit cell of the Single Flux Quantum (SFQ) memory is shown in Figure 2. The cell consists of two...
Josephson junctions and three control lines. The area of a unit cell is $28 \times 55 \mu m^2$, and that of a junction is $5 \times 14 \mu m^2$. The line width and the spacing of control lines are both $2 \mu m$.

3. FABRICATION OF 8K-BIT MEMORY CELL ARRAY

The 8K-bit memory cell arrays were fabricated with Pb-In-Au/Pb-Bi, Nb/Pb-Bi, and Nb/AlO$_x$/Nb junctions. The material and the thickness of each layer are shown in Table 1. The patterns were formed by the lift-off process for lead-alloy electrodes and oxygen-doped SiO$_2$ (SiO$_x$) insulator, and by reactive ion etching (RIE) process for niobium electrodes and SiO$_2$ insulator.

The following sequence for fabrication is common for three kinds of junctions.

1) Deposition and patterning of the base electrode (B).
2) Deposition of insulation layer (I2) and formation of the junction window.
3) Cleaning of the surface on the base electrode and formation of the barrier oxide.
4) Deposition and patterning of the counter electrode (CT).

The cross section of a cell is shown in Figure 3. Here, the junction area is defined by the window formed in insulator I2. The conventional Nb/AlO$_x$/Nb junctions have been made by depositing the tri-layer (B, barrier, and CT) without breaking the vacuum. However, we developed a process to fabricate Nb/AlO$_x$/Nb junctions with the same junction structure as Pb-In-Au/Pb-Bi junctions.

4. EVALUATION

First, cell array chips were evaluated with a prober at room temperature. In the cell array chips with Nb/AlO$_x$/Nb junctions, six chips were observed to have no shorts and breaks in inter-connecting wiring or insulators. But, for the other junctions, chips passed in the prober test were not observed. Improved yield of the Nb/AlO$_x$/Nb cell array is attributed to applying SiO$_2$ insulator and RIE process instead of SiO$_x$ and lift-off.

The chips with no defects in serial-connected cells were selected to be measured at 4.2K. The I-V characteristics of each 256-cell chain were measured and the numbers of cells

![Unit cell layout](image)

Table 1: Process parameter of 8K-bit memory cell array.

<table>
<thead>
<tr>
<th>Layer</th>
<th>Material</th>
<th>Thickness (nm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ground plane (GP)</td>
<td>Nb</td>
<td>Nb</td>
</tr>
<tr>
<td>Ground plane insulator</td>
<td>Nb$_2$O$_3$</td>
<td>--</td>
</tr>
<tr>
<td>Insulator (I1)</td>
<td>SiO or SiO$_x$</td>
<td>SiO$_x$</td>
</tr>
<tr>
<td>Base electrode (B)</td>
<td>Pb-In-Au</td>
<td>Nb</td>
</tr>
<tr>
<td>Tunnelling barrier</td>
<td>Pb(In)$_2$O$_x$</td>
<td>Nb$_x$</td>
</tr>
<tr>
<td>Insulator (I2)</td>
<td>SiO or SiO$_x$</td>
<td>SiO$_x$</td>
</tr>
<tr>
<td>Counter electrode (CT)</td>
<td>Pb-Bi</td>
<td>Pb-Bi</td>
</tr>
<tr>
<td>Insulator (I3)</td>
<td>SiO or SiO$_x$</td>
<td>SiO$_x$</td>
</tr>
<tr>
<td>Control line (CL)</td>
<td>Pb-In-Au</td>
<td>Pb-In-Au</td>
</tr>
<tr>
<td>Passivation (PA)</td>
<td>SiO</td>
<td>SiO</td>
</tr>
</tbody>
</table>
with shorted junctions were counted. The results are shown in Table 2. The measurements were done for three chips with Pb-In-Au/Pb-Bi junction, eight chips with Nb/Pb-Bi junctions and six chips with Nb/AlOx/Nb junctions. Among them, the number of perfect chips with no shorted cells were three both for Nb/Pb-Bi and for Nb/AlOx/Nb junction. For Pb-In-Au/Pb-Bi junctions, no perfect chips were observed. The average initial failure rate for Nb/AlOx/Nb junctions is reduced to about one tenth of that for Nb/Pb-Bi junctions and about one hundredth of that for Pb-In-Au/Pb-Bi junctions. Changing the base electrode from lead-alloy to niobium reduced the failure rate, and the change in the counter electrode further reduced the failure rate.

Next, we examined the quality of I-V characteristics. Figure 4 shows I-V characteristics of a cell with Nb/AlOx/Nb junctions. The critical current density $j_c$ is 2200A/cm², and the quality parameter $V_m$ is 30mV. This is much improved comparing with 20 mV for Pb-In-Au/Pb-Bi junctions and 18 mV for Nb/Pb-Bi junctions. Figure 5 shows the distribution of critical currents in the cell array with Nb/AlOx/Nb junctions. The maximum-to-minimum spread of the critical currents is within ±10%. The standard deviation of the scattering of critical currents is $\sigma = 3.5\%$. These values are much smaller than those for Pb-In-Au/Pb-Bi junctions. This is due to stability of refractory Nb electrode and uniformity of pattern size achieved by RIE.

5. CONCLUSION

We fabricated 8K-bit memory cell arrays with three kinds of junctions: Pb-In-Au/Pb-Bi, Nb/Pb-Bi, and Nb/AlOx/Nb. Characteristics of cell arrays were evaluated both at room temperature and at 4.2K. The initial failure rates of cells were measured to be 1.06%, 0.13%, and 0.016% for Pb-In-Au/Nb-Bi, Nb/Pb-Bi, and Nb/AlOx/Nb junctions, respectively. The spread of the critical currents was also much reduced by using Nb/AlOx/Nb junctions. These improvements are due to using refractory Nb for electrodes, SiO₂ for insulators, and RIE for patterning process. As compared with Pb-In-Au/Pb-Bi and Nb/Pb-Bi junctions, Nb/AlOx/Nb junctions exhibited much more reliable
characteristics, and are promising as elements for Josephson LSI.

ACKNOWLEDGEMENT

The present research effort is part of the National Research and Development Program on "Scientific Computing System", conducted under a program set by Agency of Industrial Science and Technology, Ministry of International Trade and Industry.

REFERENCES