Extended Abstracts of the 19th Conference on Solid State Devices and Materials, Tokyo, 1987, pp. 59-62

### High Performance Superthin Film Transistor (SFT) with Twin Gates

Hisao HAYASHI, Michio NEGISHI, Takefumi OHSHIMA, Takashi NOGUCHI Yuji HAYASHI, Toshikazu MAEKAWA and Takeshi MATSUSHITA

> R & D Department, Semiconductor Group, SONY Corp. Atsugi, Kanagawa, JAPAN 243

Superthin film transistors have been studied to realize a high speed LSI. Using the twin gates structure, the field effect mobility or the carrier density in the channel increased due to the channel potential modulation. The devices show high performance, as compared to individual single gate transistors. The field induced current increased to 990 uA from 420 uA and the threshold voltage and the subthreshold slope were improved drastically in the twin gates transistor, while the gate input capacitance was nearly constant. These effects were found to show the dependence on the active layer thickness, whereby 20-70 nm was the optimum thickness.

## 1. Introduction

Recently, very short channel transistors have been studied to realize a high speed LSI. The short channel effect, the lowering of the field effect mobility and the increase of the threshold voltage are main problems in the devices. XMOS transistor was proposed as a candidate for the 3D IC and the short channel transistor<sup>1)</sup>. Double-Gate thin film transistor was analized<sup>2)</sup> and dual gate a-Si:H thin film transistor was fabricated to show the effect of the increase of the drain current.<sup>3)</sup> On the other hand, polysilicon superthin film transistors have been studied to advance the device characteristics.<sup>4)</sup>

This paper describes the improvement of the electrical characteristics by the effect of twin gates structre in large grain polysilicon superthin film transistors (SFT) .5) Especially, active layer thickness and the ratio of the top to the bottom gate insulator are reported to be a key factor in twin gates transistors. New SFT could be applied to ultra small size silicon transistors as well as polysilicon TFT.

#### 2.Experiments

5-inch size Si Wafer was used as a substrate. 500nm thick oxide film was formed thermally at 1000°C. Then 150nm thick polysilicon film was chemically deposited at low pressure. The film was amorphized by implantation of Si ion at 30keV, 1.5x10<sup>15</sup>cm<sup>-2</sup> and  $70 \text{keV}, 5 \text{x} 10^{15} \text{cm}^{-2}$ , respectively. Then solid phase recrystalization was done at 600 °C furnace for 100h. The average grain size was enlarged to about 1 um through the process. 5) In order to study the active layer thickness dependence, the polysilicon film was thinned to 20,25,35,45,70 and 105 nm by solution etching. Etch rate is 2nm/min. 50nm thick gate oxide was chemically deposited at 400°C after a transistor isolation process. Phosphorous doped polysilicon was deposited and annealed for gate electrode. Source and drain were formed by implantation of As.Al electrode was formed. The gate channel length and width were 10 um and 100um, respectively. The cross sectional scanning electron microscope photograph is shown in Fig.l. Doped polysilicon and single silicon substrate were used as the



Fig.1 Cross sectional scanning electron microscope photograph of superthin film transistor with twin gates (G1--top gate, G2--bottom gate)

top and bottom gate electrodes, respectively. The thickness of the gate insulator was 50nm for the top gate and 500nm for the bottom gate.

## 3.Results and Discussion

The transistors were measured by three type of bias condition. First, the top gate was used as the gate electrode and the bottom gate was connected source. Secondly, the bottom gate was used as the gate electrode and the top gate was connected to the source. Thirdly, the top and bottom gates were used as the gate electrodes. We named this as twin gates MOS transistor. Fig.2 shows the characteristics of  $I_{\overline{DS}}$  vs  $V_{DS}$ . The gate voltage was chosen as follows; top gate was varied from 0 to 5V and bottom gate from 0 to 25V. This ratio was constant and 5. In the twin gates, drain current was twice as much as the arithmetic sum of the individual drain current, In (twin)  $I_{D(T)} + I_{D(B)}$  . Next, we observed the thickness dependence on the increase in drain current. The measurement condition was same as the above. Fig.3 shows the results. From the figure, the maximum drain current was found at 30nm thick. More than 100nm, the drain current was nearly equal to the sum of the individual drain current, Then, the subthreshold characteristics was measured at three

type condition mentioned above. As shown in Fig.4, the subthreshold slope was improved in twin gates. The characteristics off the three type of transistors was listed up in Table.1.

In our speculation, these effects were interpreted as follows. In this experiment, the bottom surface potential was weakly inverted due to the thick gate insulator and the top surface potential was inverted at the individual gate bias. When the top and bottom gates were biased simultaneously, the potential in the channel was modulated, because the surface potential was influenced mutually. That is, inversion layer induced only by the top gate was spread by the bottom gate bias. Therefore, the field effect mobility or the induced carrier increased. The drain current increased to about twice as compared to the sum of the individual drain current. These effects were not observed in the thick active layer more than 100nm, because the bottom surface potential does not influence the top surface potential. The thickness dependence on the drain current was caused by the degree which the top surface potential was modulated by the bottom gate bias.

High speed operation in LSI will be obtained by the superthin film transistor with twin gates. The device has large transconductance without the increase of the gate



Fig.2  $\rm V_{\rm DS}$  vs  $\rm I_{\rm DS} characteristics$ 

(a) twin gate (V<sub>G1</sub> and V<sub>G2</sub>)
(b) top gate (only V<sub>G1</sub>)
(c) bottom gate (only V<sub>G2</sub>)

VG1 : 0 to 5 V (0.5 Vstep)

V<sub>G2</sub> : 0 to 25V (2.5 Vstep)







Fig.4 LOG(drain current) vs gate voltage with gate bias condition as a parameter( $V_{DS} = 10V$ )

		twin gates	top gate	bottom gate
a <sup>w</sup>	uS	235	110	8
I <sub>DS</sub>	uA	990	420	40
S	mV/dec.	142	250	2300
V <sub>th</sub>	v	0.8	1.2	20.0
C <sub>q</sub> *	fF/um <sup>2</sup>	0.74	0.67	0.067
5				

Table.1 Electrical characteristics

capacitance.Moreover, the bottom gate bias can be reduced by thinning the gate insulator film.

#### 4.Summary

A superthin film transistor with twin gates was fabricated and measured. The large increase of the drain current was observed and the threshold voltage and sub-threshold slope were reduced by the twin gates structure, The thickness dependence of the effects was first observed and the optimum thickness was found to be 20-70nm thick. The ratio of the top and the bottom gate insulators must be designed at optimum condition. These devices have been applied to the silicon transistors with high speed operation as well as polysilicon thin film transistors. Especially, it is a key point to note the short channel effects can be suppressed while the transconductance is increased.

#### 5.Acknowledgement

The authors would like to thank T.Kato for encouragement throughout the work and M.Soneda, N.Ishii, M.Mochizuki and M.Ito for their valuable discussions and supports in processing and measurements.

#### REFERENCE

1) T.Sekigawa, K.Ishii and Y.Hayashi, Semi-

senductor World, 5 (1986) pp. 44-49

- H.R.Farrah and R.F.Steinberg, IEEE Trans. on electron devices, <u>ED-14(1967)</u>, pp.69-74/
- 3) H.C.Tuan, M.J.Thompson, N.M.Johnson and R.A.Luhan, IEEE electron device letters, <u>EDL-3</u>(1982),pp357-350.
- 4) H.Hayashi, T.Noguchi and T.Ohshima, J.J.A.P.,<u>23</u>(1984), pp.L814-L820.
- 5) H.Hayashi, T.Noguchi, T.Ohshima, M.Negishi and Y.Hayashi, 18th S.S.D.M.(1986), pp.549-552.

# calculated